davinci: DA8XX/OMAP-L1XX: add support for cpuidle driver register
This patch provides a function to help register cpuidle driver on da8xx/omap-l1xx platforms. Signed-off-by: Sekhar Nori <nsekhar@ti.com> Signed-off-by: Kevin Hilman <khilman@deeprootsystems.com>
This commit is contained in:
committed by
Kevin Hilman
parent
a6c0f6eca1
commit
1960e693ac
@@ -19,6 +19,7 @@
|
|||||||
#include <mach/common.h>
|
#include <mach/common.h>
|
||||||
#include <mach/time.h>
|
#include <mach/time.h>
|
||||||
#include <mach/da8xx.h>
|
#include <mach/da8xx.h>
|
||||||
|
#include <mach/cpuidle.h>
|
||||||
|
|
||||||
#include "clock.h"
|
#include "clock.h"
|
||||||
|
|
||||||
@@ -486,3 +487,32 @@ int da8xx_register_rtc(void)
|
|||||||
|
|
||||||
return platform_device_register(&da8xx_rtc_device);
|
return platform_device_register(&da8xx_rtc_device);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static struct resource da8xx_cpuidle_resources[] = {
|
||||||
|
{
|
||||||
|
.start = DA8XX_DDR2_CTL_BASE,
|
||||||
|
.end = DA8XX_DDR2_CTL_BASE + SZ_32K - 1,
|
||||||
|
.flags = IORESOURCE_MEM,
|
||||||
|
},
|
||||||
|
};
|
||||||
|
|
||||||
|
/* DA8XX devices support DDR2 power down */
|
||||||
|
static struct davinci_cpuidle_config da8xx_cpuidle_pdata = {
|
||||||
|
.ddr2_pdown = 1,
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
|
static struct platform_device da8xx_cpuidle_device = {
|
||||||
|
.name = "cpuidle-davinci",
|
||||||
|
.num_resources = ARRAY_SIZE(da8xx_cpuidle_resources),
|
||||||
|
.resource = da8xx_cpuidle_resources,
|
||||||
|
.dev = {
|
||||||
|
.platform_data = &da8xx_cpuidle_pdata,
|
||||||
|
},
|
||||||
|
};
|
||||||
|
|
||||||
|
int __init da8xx_register_cpuidle(void)
|
||||||
|
{
|
||||||
|
return platform_device_register(&da8xx_cpuidle_device);
|
||||||
|
}
|
||||||
|
|
||||||
|
@@ -52,6 +52,7 @@ extern void __iomem *da8xx_syscfg_base;
|
|||||||
#define DA8XX_AEMIF_CS2_BASE 0x60000000
|
#define DA8XX_AEMIF_CS2_BASE 0x60000000
|
||||||
#define DA8XX_AEMIF_CS3_BASE 0x62000000
|
#define DA8XX_AEMIF_CS3_BASE 0x62000000
|
||||||
#define DA8XX_AEMIF_CTL_BASE 0x68000000
|
#define DA8XX_AEMIF_CTL_BASE 0x68000000
|
||||||
|
#define DA8XX_DDR2_CTL_BASE 0xb0000000
|
||||||
|
|
||||||
#define PINMUX0 0x00
|
#define PINMUX0 0x00
|
||||||
#define PINMUX1 0x04
|
#define PINMUX1 0x04
|
||||||
@@ -88,6 +89,7 @@ int da8xx_register_mmcsd0(struct davinci_mmc_config *config);
|
|||||||
void __init da8xx_register_mcasp(int id, struct snd_platform_data *pdata);
|
void __init da8xx_register_mcasp(int id, struct snd_platform_data *pdata);
|
||||||
int da8xx_register_rtc(void);
|
int da8xx_register_rtc(void);
|
||||||
int da850_register_cpufreq(void);
|
int da850_register_cpufreq(void);
|
||||||
|
int da8xx_register_cpuidle(void);
|
||||||
|
|
||||||
extern struct platform_device da8xx_serial_device;
|
extern struct platform_device da8xx_serial_device;
|
||||||
extern struct emac_platform_data da8xx_emac_pdata;
|
extern struct emac_platform_data da8xx_emac_pdata;
|
||||||
|
Reference in New Issue
Block a user