RDMA/cxgb3: Limit fast register size based on T3 limitations
T3 firmware only supports one WRs worth of page list for fast register work requests. The driver currently allows 2 WRs worth, which doesn't work for T3, so reduce the limit in the driver. Signed-off-by: Steve Wise <swise@opengridcomputing.com> Signed-off-by: Roland Dreier <rolandd@cisco.com>
This commit is contained in:
committed by
Roland Dreier
parent
7ab1a2b31d
commit
3026c19a14
@@ -176,7 +176,7 @@ struct t3_send_wr {
|
|||||||
struct t3_sge sgl[T3_MAX_SGE]; /* 4+ */
|
struct t3_sge sgl[T3_MAX_SGE]; /* 4+ */
|
||||||
};
|
};
|
||||||
|
|
||||||
#define T3_MAX_FASTREG_DEPTH 24
|
#define T3_MAX_FASTREG_DEPTH 10
|
||||||
#define T3_MAX_FASTREG_FRAG 10
|
#define T3_MAX_FASTREG_FRAG 10
|
||||||
|
|
||||||
struct t3_fastreg_wr {
|
struct t3_fastreg_wr {
|
||||||
|
Reference in New Issue
Block a user