[POWERPC] QE: pario - support for MPC85xx layout
8 bytes padding required to match MPC85xx registers layout. Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com> Reviewed-by: Kim Phillips <kim.phillips@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
committed by
Kumar Gala
parent
cccd21027c
commit
321872dcc0
@@ -36,6 +36,9 @@ struct port_regs {
|
|||||||
__be32 cpdir2; /* Direction register */
|
__be32 cpdir2; /* Direction register */
|
||||||
__be32 cppar1; /* Pin assignment register */
|
__be32 cppar1; /* Pin assignment register */
|
||||||
__be32 cppar2; /* Pin assignment register */
|
__be32 cppar2; /* Pin assignment register */
|
||||||
|
#ifdef CONFIG_PPC_85xx
|
||||||
|
u8 pad[8];
|
||||||
|
#endif
|
||||||
};
|
};
|
||||||
|
|
||||||
static struct port_regs *par_io = NULL;
|
static struct port_regs *par_io = NULL;
|
||||||
|
Reference in New Issue
Block a user