ARM: 5916/1: ARM: L2 : Add maintainace by line helper functions
This patch adds the cache maintainance by line helper functions. Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com> Acked-by: Catalin Marinas <catalin.marinas@arm.com> Acked-by: Tony Lindgren <tony@atomide.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
committed by
Russell King
parent
ad187f9561
commit
424d6b145f
@@ -42,6 +42,27 @@ static inline void cache_sync(void)
|
|||||||
cache_wait(base + L2X0_CACHE_SYNC, 1);
|
cache_wait(base + L2X0_CACHE_SYNC, 1);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static inline void l2x0_clean_line(unsigned long addr)
|
||||||
|
{
|
||||||
|
void __iomem *base = l2x0_base;
|
||||||
|
cache_wait(base + L2X0_CLEAN_LINE_PA, 1);
|
||||||
|
writel(addr, base + L2X0_CLEAN_LINE_PA);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void l2x0_inv_line(unsigned long addr)
|
||||||
|
{
|
||||||
|
void __iomem *base = l2x0_base;
|
||||||
|
cache_wait(base + L2X0_INV_LINE_PA, 1);
|
||||||
|
writel(addr, base + L2X0_INV_LINE_PA);
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void l2x0_flush_line(unsigned long addr)
|
||||||
|
{
|
||||||
|
void __iomem *base = l2x0_base;
|
||||||
|
cache_wait(base + L2X0_CLEAN_INV_LINE_PA, 1);
|
||||||
|
writel(addr, base + L2X0_CLEAN_INV_LINE_PA);
|
||||||
|
}
|
||||||
|
|
||||||
static inline void l2x0_inv_all(void)
|
static inline void l2x0_inv_all(void)
|
||||||
{
|
{
|
||||||
unsigned long flags;
|
unsigned long flags;
|
||||||
@@ -62,23 +83,20 @@ static void l2x0_inv_range(unsigned long start, unsigned long end)
|
|||||||
spin_lock_irqsave(&l2x0_lock, flags);
|
spin_lock_irqsave(&l2x0_lock, flags);
|
||||||
if (start & (CACHE_LINE_SIZE - 1)) {
|
if (start & (CACHE_LINE_SIZE - 1)) {
|
||||||
start &= ~(CACHE_LINE_SIZE - 1);
|
start &= ~(CACHE_LINE_SIZE - 1);
|
||||||
cache_wait(base + L2X0_CLEAN_INV_LINE_PA, 1);
|
l2x0_flush_line(start);
|
||||||
writel(start, base + L2X0_CLEAN_INV_LINE_PA);
|
|
||||||
start += CACHE_LINE_SIZE;
|
start += CACHE_LINE_SIZE;
|
||||||
}
|
}
|
||||||
|
|
||||||
if (end & (CACHE_LINE_SIZE - 1)) {
|
if (end & (CACHE_LINE_SIZE - 1)) {
|
||||||
end &= ~(CACHE_LINE_SIZE - 1);
|
end &= ~(CACHE_LINE_SIZE - 1);
|
||||||
cache_wait(base + L2X0_CLEAN_INV_LINE_PA, 1);
|
l2x0_flush_line(end);
|
||||||
writel(end, base + L2X0_CLEAN_INV_LINE_PA);
|
|
||||||
}
|
}
|
||||||
|
|
||||||
while (start < end) {
|
while (start < end) {
|
||||||
unsigned long blk_end = start + min(end - start, 4096UL);
|
unsigned long blk_end = start + min(end - start, 4096UL);
|
||||||
|
|
||||||
while (start < blk_end) {
|
while (start < blk_end) {
|
||||||
cache_wait(base + L2X0_INV_LINE_PA, 1);
|
l2x0_inv_line(start);
|
||||||
writel(start, base + L2X0_INV_LINE_PA);
|
|
||||||
start += CACHE_LINE_SIZE;
|
start += CACHE_LINE_SIZE;
|
||||||
}
|
}
|
||||||
|
|
||||||
@@ -103,8 +121,7 @@ static void l2x0_clean_range(unsigned long start, unsigned long end)
|
|||||||
unsigned long blk_end = start + min(end - start, 4096UL);
|
unsigned long blk_end = start + min(end - start, 4096UL);
|
||||||
|
|
||||||
while (start < blk_end) {
|
while (start < blk_end) {
|
||||||
cache_wait(base + L2X0_CLEAN_LINE_PA, 1);
|
l2x0_clean_line(start);
|
||||||
writel(start, base + L2X0_CLEAN_LINE_PA);
|
|
||||||
start += CACHE_LINE_SIZE;
|
start += CACHE_LINE_SIZE;
|
||||||
}
|
}
|
||||||
|
|
||||||
@@ -129,8 +146,7 @@ static void l2x0_flush_range(unsigned long start, unsigned long end)
|
|||||||
unsigned long blk_end = start + min(end - start, 4096UL);
|
unsigned long blk_end = start + min(end - start, 4096UL);
|
||||||
|
|
||||||
while (start < blk_end) {
|
while (start < blk_end) {
|
||||||
cache_wait(base + L2X0_CLEAN_INV_LINE_PA, 1);
|
l2x0_flush_line(start);
|
||||||
writel(start, base + L2X0_CLEAN_INV_LINE_PA);
|
|
||||||
start += CACHE_LINE_SIZE;
|
start += CACHE_LINE_SIZE;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Reference in New Issue
Block a user