lk/linux-kernel-test
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Staging: rtl8192e: Code style fixes for r819xE_phy.h

Browse Source 
Signed-off-by: Radu Voicilas <rvoicilas@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
This commit is contained in:
Radu Voicilas
2009-12-07 18:20:08 -08:00
committed by Greg Kroah-Hartman
parent 1719e1190a
commit 4db3d5e4e7
1 changed files with 114 additions and 76 deletions
Download Patch File Download Diff File Expand all files Collapse all files

148
drivers/staging/rtl8192e/r819xE_phy.h
View File

@@ -1,6 +1,7 @@
#ifndef _R819XU_PHY_H #ifndef _R819XU_PHY_H
#define _R819XU_PHY_H #define _R819XU_PHY_H
/* Channel switch:The size of command tables for switch channel*/
/* Channel switch: the size of command tables for switch channel */
#define MAX_PRECMD_CNT 16 #define MAX_PRECMD_CNT 16
#define MAX_RFDEPENDCMD_CNT 16 #define MAX_RFDEPENDCMD_CNT 16
#define MAX_POSTCMD_CNT 16 #define MAX_POSTCMD_CNT 16
@@ -22,22 +23,24 @@
#define Rtl819XPHY_REG_1T2RArray Rtl8190PciPHY_REG_1T2RArray #define Rtl819XPHY_REG_1T2RArray Rtl8190PciPHY_REG_1T2RArray
#endif #endif
#ifdef RTL8192E
#define MACPHY_Array_PGLength 30 #ifdef RTL8192E
#define Rtl819XMACPHY_Array_PG Rtl8192PciEMACPHY_Array_PG #define MACPHY_Array_PGLength 30
#define Rtl819XMACPHY_Array Rtl8192PciEMACPHY_Array #define Rtl819XMACPHY_Array_PG Rtl8192PciEMACPHY_Array_PG
#define RadioC_ArrayLength 1 #define Rtl819XMACPHY_Array Rtl8192PciEMACPHY_Array
#define RadioD_ArrayLength 1 #define RadioC_ArrayLength 1
#define Rtl819XRadioA_Array Rtl8192PciERadioA_Array #define RadioD_ArrayLength 1
#define Rtl819XRadioB_Array Rtl8192PciERadioB_Array #define Rtl819XRadioA_Array Rtl8192PciERadioA_Array
#define Rtl819XRadioC_Array Rtl8192PciERadioC_Array #define Rtl819XRadioB_Array Rtl8192PciERadioB_Array
#define Rtl819XRadioD_Array Rtl8192PciERadioD_Array #define Rtl819XRadioC_Array Rtl8192PciERadioC_Array
#define Rtl819XAGCTAB_Array Rtl8192PciEAGCTAB_Array #define Rtl819XRadioD_Array Rtl8192PciERadioD_Array
#define PHY_REGArrayLength 1 #define Rtl819XAGCTAB_Array Rtl8192PciEAGCTAB_Array
#define Rtl819XPHY_REGArray Rtl8192PciEPHY_REGArray #define PHY_REGArrayLength 1
#define PHY_REG_1T2RArrayLength 296 #define Rtl819XPHY_REGArray Rtl8192PciEPHY_REGArray
#define Rtl819XPHY_REG_1T2RArray Rtl8192PciEPHY_REG_1T2RArray #define PHY_REG_1T2RArrayLength 296
#endif #define Rtl819XPHY_REG_1T2RArray Rtl8192PciEPHY_REG_1T2RArray
#endif
#define AGCTAB_ArrayLength 384 #define AGCTAB_ArrayLength 384
#define MACPHY_ArrayLength 18 #define MACPHY_ArrayLength 18
@@ -45,7 +48,7 @@
#define RadioB_ArrayLength 78 #define RadioB_ArrayLength 78
typedef enum _SwChnlCmdID{ typedef enum _SwChnlCmdID {
CmdID_End, CmdID_End,
CmdID_SetTxPowerLevel, CmdID_SetTxPowerLevel,
CmdID_BBRegWrite10, CmdID_BBRegWrite10,
@@ -53,16 +56,15 @@ typedef enum _SwChnlCmdID{
CmdID_WritePortUshort, CmdID_WritePortUshort,
CmdID_WritePortUchar, CmdID_WritePortUchar,
CmdID_RF_WriteReg, CmdID_RF_WriteReg,
}SwChnlCmdID; } SwChnlCmdID;
/*--------------------------------Define structure--------------------------------*/ /* switch channel data structure */
/* 1. Switch channel related */ typedef struct _SwChnlCmd {
typedef struct _SwChnlCmd{
SwChnlCmdID CmdID; SwChnlCmdID CmdID;
u32 Para1; u32 Para1;
u32 Para2; u32 Para2;
u32 msDelay; u32 msDelay;
}__attribute__ ((packed)) SwChnlCmd; } __attribute__ ((packed)) SwChnlCmd;
extern u32 rtl819XMACPHY_Array_PG[]; extern u32 rtl819XMACPHY_Array_PG[];
extern u32 rtl819XPHY_REG_1T2RArray[]; extern u32 rtl819XPHY_REG_1T2RArray[];
@@ -72,21 +74,25 @@ extern u32 rtl819XRadioB_Array[];
extern u32 rtl819XRadioC_Array[]; extern u32 rtl819XRadioC_Array[];
extern u32 rtl819XRadioD_Array[]; extern u32 rtl819XRadioD_Array[];
typedef enum _HW90_BLOCK{ typedef enum _HW90_BLOCK {
HW90_BLOCK_MAC = 0, HW90_BLOCK_MAC = 0,
HW90_BLOCK_PHY0 = 1, HW90_BLOCK_PHY0 = 1,
HW90_BLOCK_PHY1 = 2, HW90_BLOCK_PHY1 = 2,
HW90_BLOCK_RF = 3, HW90_BLOCK_RF = 3,
HW90_BLOCK_MAXIMUM = 4, // Never use this /* Don't ever use this. */
}HW90_BLOCK_E, *PHW90_BLOCK_E; HW90_BLOCK_MAXIMUM = 4,
} HW90_BLOCK_E, *PHW90_BLOCK_E;
typedef enum _RF90_RADIO_PATH{ typedef enum _RF90_RADIO_PATH {
RF90_PATH_A = 0, //Radio Path A /* Radio paths */
RF90_PATH_B = 1, //Radio Path B RF90_PATH_A = 0,
RF90_PATH_C = 2, //Radio Path C RF90_PATH_B = 1,
RF90_PATH_D = 3, //Radio Path D RF90_PATH_C = 2,
RF90_PATH_MAX //Max RF number 92 support RF90_PATH_D = 3,
}RF90_RADIO_PATH_E, *PRF90_RADIO_PATH_E;
/* Max RF number 92 support */
RF90_PATH_MAX
} RF90_RADIO_PATH_E, *PRF90_RADIO_PATH_E;
#define bMaskByte0 0xff #define bMaskByte0 0xff
#define bMaskByte1 0xff00 #define bMaskByte1 0xff00
@@ -96,30 +102,62 @@ typedef enum _RF90_RADIO_PATH{
#define bMaskLWord 0x0000ffff #define bMaskLWord 0x0000ffff
#define bMaskDWord 0xffffffff #define bMaskDWord 0xffffffff
//extern u32 rtl8192_CalculateBitShift(u32 dwBitMask); /*extern u32 rtl8192_CalculateBitShift(u32 dwBitMask);
extern u8 rtl8192_phy_CheckIsLegalRFPath(struct net_device* dev, u32 eRFPath);
extern void rtl8192_setBBreg(struct net_device* dev, u32 dwRegAddr, u32 dwBitMask, u32 dwData); extern u32 rtl8192_phy_RFSerialRead(struct net_device *dev,
extern u32 rtl8192_QueryBBReg(struct net_device* dev, u32 dwRegAddr, u32 dwBitMask); RF90_RADIO_PATH_E eRFPath, u32 Offset);
//extern u32 rtl8192_phy_RFSerialRead(struct net_device* dev, RF90_RADIO_PATH_E eRFPath, u32 Offset);
//extern void rtl8192_phy_RFSerialWrite(struct net_device* dev, RF90_RADIO_PATH_E eRFPath, u32 Offset, u32 Data); extern void rtl8192_phy_RFSerialWrite(struct net_device *dev,
extern void rtl8192_phy_SetRFReg(struct net_device* dev, RF90_RADIO_PATH_E eRFPath, u32 RegAddr, u32 BitMask, u32 Data); RF90_RADIO_PATH_E eRFPath, u32 Offset, u32 Data);
extern u32 rtl8192_phy_QueryRFReg(struct net_device* dev, RF90_RADIO_PATH_E eRFPath, u32 RegAddr, u32 BitMask);
extern void rtl8192_phy_configmac(struct net_device* dev); extern void rtl8192_InitBBRFRegDef(struct net_device *dev);
extern void rtl8192_phyConfigBB(struct net_device* dev, u8 ConfigType);
//extern void rtl8192_InitBBRFRegDef(struct net_device* dev); extern RT_STATUS rtl8192_BB_Config_ParaFile(struct net_device *dev); */
extern RT_STATUS rtl8192_phy_checkBBAndRF(struct net_device* dev, HW90_BLOCK_E CheckBlock, RF90_RADIO_PATH_E eRFPath);
//extern RT_STATUS rtl8192_BB_Config_ParaFile(struct net_device* dev); extern u8 rtl8192_phy_CheckIsLegalRFPath(struct net_device *dev, u32 eRFPath);
extern RT_STATUS rtl8192_BBConfig(struct net_device* dev);
extern void rtl8192_phy_getTxPower(struct net_device* dev); extern void rtl8192_setBBreg(struct net_device *dev, u32 dwRegAddr,
extern void rtl8192_phy_setTxPower(struct net_device* dev, u8 channel); u32 dwBitMask, u32 dwData);
extern RT_STATUS rtl8192_phy_RFConfig(struct net_device* dev);
extern void rtl8192_phy_updateInitGain(struct net_device* dev); extern u32 rtl8192_QueryBBReg(struct net_device *dev, u32 dwRegAddr,
extern u8 rtl8192_phy_ConfigRFWithHeaderFile(struct net_device* dev, RF90_RADIO_PATH_E eRFPath); u32 dwBitMask);
extern void rtl8192_phy_SetRFReg(struct net_device *dev,
RF90_RADIO_PATH_E eRFPath, u32 RegAddr,
u32 BitMask, u32 Data);
extern u32 rtl8192_phy_QueryRFReg(struct net_device *dev,
RF90_RADIO_PATH_E eRFPath, u32 RegAddr, u32 BitMask);
extern void rtl8192_phy_configmac(struct net_device *dev);
extern void rtl8192_phyConfigBB(struct net_device *dev, u8 ConfigType);
extern RT_STATUS rtl8192_phy_checkBBAndRF(struct net_device *dev,
HW90_BLOCK_E CheckBlock, RF90_RADIO_PATH_E eRFPath);
extern RT_STATUS rtl8192_BBConfig(struct net_device *dev);
extern void rtl8192_phy_getTxPower(struct net_device *dev);
extern void rtl8192_phy_setTxPower(struct net_device *dev, u8 channel);
extern RT_STATUS rtl8192_phy_RFConfig(struct net_device* dev);
extern void rtl8192_phy_updateInitGain(struct net_device* dev);
extern u8 rtl8192_phy_ConfigRFWithHeaderFile(struct net_device *dev,
RF90_RADIO_PATH_E eRFPath);
extern u8 rtl8192_phy_SwChnl(struct net_device *dev, u8 channel);
extern void rtl8192_SetBWMode(struct net_device *dev,
HT_CHANNEL_WIDTH Bandwidth, HT_EXTCHNL_OFFSET Offset);
extern u8 rtl8192_phy_SwChnl(struct net_device* dev, u8 channel);
extern void rtl8192_SetBWMode(struct net_device *dev, HT_CHANNEL_WIDTH Bandwidth, HT_EXTCHNL_OFFSET Offset);
extern void rtl8192_SwChnl_WorkItem(struct net_device *dev); extern void rtl8192_SwChnl_WorkItem(struct net_device *dev);
extern void rtl8192_SetBWModeWorkItem(struct net_device *dev); extern void rtl8192_SetBWModeWorkItem(struct net_device *dev);
extern void InitialGain819xPci(struct net_device *dev, u8 Operation); extern void InitialGain819xPci(struct net_device *dev, u8 Operation);
#endif #endif /* _R819XU_PHY_H */