[MIPS] Random fixes for sb1250

Random improvements for sb1250: Silence compiler warnings, a bugfix for
the profiling code, and a comment typo.

Signed-off-by: Thiemo Seufer <ths@networkno.de>
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
Thiemo Seufer
2006-06-18 05:23:47 +01:00
committed by Ralf Baechle
parent b75d4c1d68
commit 4fb60a4b80

View File

@@ -435,13 +435,17 @@ static inline int dclz(unsigned long long x)
return lz; return lz;
} }
extern void sb1250_timer_interrupt(struct pt_regs *regs);
extern void sb1250_mailbox_interrupt(struct pt_regs *regs);
extern void sb1250_kgdb_interrupt(struct pt_regs *regs);
asmlinkage void plat_irq_dispatch(struct pt_regs *regs) asmlinkage void plat_irq_dispatch(struct pt_regs *regs)
{ {
unsigned int pending; unsigned int pending;
#ifdef CONFIG_SIBYTE_SB1250_PROF #ifdef CONFIG_SIBYTE_SB1250_PROF
/* Set compare to count to silence count/compare timer interrupts */ /* Set compare to count to silence count/compare timer interrupts */
write_c0_count(read_c0_count()); write_c0_compare(read_c0_count());
#endif #endif
/* /*
@@ -482,7 +486,7 @@ asmlinkage void plat_irq_dispatch(struct pt_regs *regs)
* Default...we've hit an IP[2] interrupt, which means we've * Default...we've hit an IP[2] interrupt, which means we've
* got to check the 1250 interrupt registers to figure out what * got to check the 1250 interrupt registers to figure out what
* to do. Need to detect which CPU we're on, now that * to do. Need to detect which CPU we're on, now that
~ smp_affinity is supported. * smp_affinity is supported.
*/ */
mask = __raw_readq(IOADDR(A_IMR_REGISTER(smp_processor_id(), mask = __raw_readq(IOADDR(A_IMR_REGISTER(smp_processor_id(),
R_IMR_INTERRUPT_STATUS_BASE))); R_IMR_INTERRUPT_STATUS_BASE)));