[POWERPC] Create common fsl pci/e files based on 86xx platforms
Move arch/powerpc/platforms/86xx/pci.c -> arch/powerpc/sysdev/fsl_pci.c arch/powerpc/sysdev/fsl_pcie.h -> arch/powerpc/sysdev/fsl_pci.h as the base to unify 83xx/85xx/86xx pci and pcie. Add CONFIG_FSL_PCI to build fsl_pci.c for Freescale pci and pcie option. The code still works for 86xx platforms. Signed-off-by: Roy Zang <tie-fei.zang@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
Roy Zang
Kumar Gala
238
arch/powerpc/sysdev/fsl_pci.c
Normal file
238
arch/powerpc/sysdev/fsl_pci.c
Normal file
@@ -0,0 +1,238 @@
|
||||
/*
|
||||
* MPC86XX pci setup code
|
||||
*
|
||||
* Recode: ZHANG WEI <wei.zhang@freescale.com>
|
||||
* Initial author: Xianghua Xiao <x.xiao@freescale.com>
|
||||
*
|
||||
* Copyright 2006 Freescale Semiconductor Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by the
|
||||
* Free Software Foundation; either version 2 of the License, or (at your
|
||||
* option) any later version.
|
||||
*/
|
||||
|
||||
#include <linux/types.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/init.h>
|
||||
#include <linux/pci.h>
|
||||
#include <linux/serial.h>
|
||||
|
||||
#include <asm/system.h>
|
||||
#include <asm/atomic.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/prom.h>
|
||||
#include <asm/pci-bridge.h>
|
||||
#include <sysdev/fsl_soc.h>
|
||||
#include <sysdev/fsl_pci.h>
|
||||
|
||||
#include "../platforms/86xx/mpc86xx.h"
|
||||
|
||||
#undef DEBUG
|
||||
|
||||
#ifdef DEBUG
|
||||
#define DBG(fmt, args...) printk(KERN_ERR "%s: " fmt, __FUNCTION__, ## args)
|
||||
#else
|
||||
#define DBG(fmt, args...)
|
||||
#endif
|
||||
|
||||
struct pcie_outbound_window_regs {
|
||||
uint pexotar; /* 0x.0 - PCI Express outbound translation address register */
|
||||
uint pexotear; /* 0x.4 - PCI Express outbound translation extended address register */
|
||||
uint pexowbar; /* 0x.8 - PCI Express outbound window base address register */
|
||||
char res1[4];
|
||||
uint pexowar; /* 0x.10 - PCI Express outbound window attributes register */
|
||||
char res2[12];
|
||||
};
|
||||
|
||||
struct pcie_inbound_window_regs {
|
||||
uint pexitar; /* 0x.0 - PCI Express inbound translation address register */
|
||||
char res1[4];
|
||||
uint pexiwbar; /* 0x.8 - PCI Express inbound window base address register */
|
||||
uint pexiwbear; /* 0x.c - PCI Express inbound window base extended address register */
|
||||
uint pexiwar; /* 0x.10 - PCI Express inbound window attributes register */
|
||||
char res2[12];
|
||||
};
|
||||
|
||||
static void __init setup_pcie_atmu(struct pci_controller *hose, struct resource *rsrc)
|
||||
{
|
||||
volatile struct ccsr_pex *pcie;
|
||||
volatile struct pcie_outbound_window_regs *pcieow;
|
||||
volatile struct pcie_inbound_window_regs *pcieiw;
|
||||
int i = 0;
|
||||
|
||||
DBG("PCIE memory map start 0x%x, size 0x%x\n", rsrc->start,
|
||||
rsrc->end - rsrc->start + 1);
|
||||
pcie = ioremap(rsrc->start, rsrc->end - rsrc->start + 1);
|
||||
|
||||
/* Disable all windows (except pexowar0 since its ignored) */
|
||||
pcie->pexowar1 = 0;
|
||||
pcie->pexowar2 = 0;
|
||||
pcie->pexowar3 = 0;
|
||||
pcie->pexowar4 = 0;
|
||||
pcie->pexiwar1 = 0;
|
||||
pcie->pexiwar2 = 0;
|
||||
pcie->pexiwar3 = 0;
|
||||
|
||||
pcieow = (struct pcie_outbound_window_regs *)&pcie->pexotar1;
|
||||
pcieiw = (struct pcie_inbound_window_regs *)&pcie->pexitar1;
|
||||
|
||||
/* Setup outbound MEM window */
|
||||
for(i = 0; i < 3; i++)
|
||||
if (hose->mem_resources[i].flags & IORESOURCE_MEM){
|
||||
DBG("PCIE MEM resource start 0x%08x, size 0x%08x.\n",
|
||||
hose->mem_resources[i].start,
|
||||
hose->mem_resources[i].end
|
||||
- hose->mem_resources[i].start + 1);
|
||||
pcieow->pexotar = (hose->mem_resources[i].start) >> 12
|
||||
& 0x000fffff;
|
||||
pcieow->pexotear = 0;
|
||||
pcieow->pexowbar = (hose->mem_resources[i].start) >> 12
|
||||
& 0x000fffff;
|
||||
/* Enable, Mem R/W */
|
||||
pcieow->pexowar = 0x80044000 |
|
||||
(__ilog2(hose->mem_resources[i].end
|
||||
- hose->mem_resources[i].start + 1)
|
||||
- 1);
|
||||
pcieow++;
|
||||
}
|
||||
|
||||
/* Setup outbound IO window */
|
||||
if (hose->io_resource.flags & IORESOURCE_IO){
|
||||
DBG("PCIE IO resource start 0x%08x, size 0x%08x, phy base 0x%08x.\n",
|
||||
hose->io_resource.start,
|
||||
hose->io_resource.end - hose->io_resource.start + 1,
|
||||
hose->io_base_phys);
|
||||
pcieow->pexotar = (hose->io_resource.start) >> 12 & 0x000fffff;
|
||||
pcieow->pexotear = 0;
|
||||
pcieow->pexowbar = (hose->io_base_phys) >> 12 & 0x000fffff;
|
||||
/* Enable, IO R/W */
|
||||
pcieow->pexowar = 0x80088000 | (__ilog2(hose->io_resource.end
|
||||
- hose->io_resource.start + 1) - 1);
|
||||
}
|
||||
|
||||
/* Setup 2G inbound Memory Window @ 0 */
|
||||
pcieiw->pexitar = 0x00000000;
|
||||
pcieiw->pexiwbar = 0x00000000;
|
||||
/* Enable, Prefetch, Local Mem, Snoop R/W, 2G */
|
||||
pcieiw->pexiwar = 0xa0f5501e;
|
||||
}
|
||||
|
||||
static void __init
|
||||
mpc86xx_setup_pcie(struct pci_controller *hose, u32 pcie_offset, u32 pcie_size)
|
||||
{
|
||||
u16 cmd;
|
||||
|
||||
DBG("PCIE host controller register offset 0x%08x, size 0x%08x.\n",
|
||||
pcie_offset, pcie_size);
|
||||
|
||||
early_read_config_word(hose, 0, 0, PCI_COMMAND, &cmd);
|
||||
cmd |= PCI_COMMAND_SERR | PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY
|
||||
| PCI_COMMAND_IO;
|
||||
early_write_config_word(hose, 0, 0, PCI_COMMAND, cmd);
|
||||
|
||||
early_write_config_byte(hose, 0, 0, PCI_LATENCY_TIMER, 0x80);
|
||||
}
|
||||
|
||||
static void __devinit quirk_fsl_pcie_transparent(struct pci_dev *dev)
|
||||
{
|
||||
struct resource *res;
|
||||
int i, res_idx = PCI_BRIDGE_RESOURCES;
|
||||
struct pci_controller *hose;
|
||||
|
||||
/*
|
||||
* Make the bridge be transparent.
|
||||
*/
|
||||
dev->transparent = 1;
|
||||
|
||||
hose = pci_bus_to_host(dev->bus);
|
||||
if (!hose) {
|
||||
printk(KERN_ERR "Can't find hose for bus %d\n",
|
||||
dev->bus->number);
|
||||
return;
|
||||
}
|
||||
|
||||
if (hose->io_resource.flags) {
|
||||
res = &dev->resource[res_idx++];
|
||||
res->start = hose->io_resource.start;
|
||||
res->end = hose->io_resource.end;
|
||||
res->flags = hose->io_resource.flags;
|
||||
}
|
||||
|
||||
for (i = 0; i < 3; i++) {
|
||||
res = &dev->resource[res_idx + i];
|
||||
res->start = hose->mem_resources[i].start;
|
||||
res->end = hose->mem_resources[i].end;
|
||||
res->flags = hose->mem_resources[i].flags;
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
DECLARE_PCI_FIXUP_EARLY(0x1957, 0x7010, quirk_fsl_pcie_transparent);
|
||||
DECLARE_PCI_FIXUP_EARLY(0x1957, 0x7011, quirk_fsl_pcie_transparent);
|
||||
|
||||
#define PCIE_LTSSM 0x404 /* PCIe Link Training and Status */
|
||||
#define PCIE_LTSSM_L0 0x16 /* L0 state */
|
||||
|
||||
int __init mpc86xx_add_bridge(struct device_node *dev)
|
||||
{
|
||||
int len;
|
||||
struct pci_controller *hose;
|
||||
struct resource rsrc;
|
||||
const int *bus_range;
|
||||
int has_address = 0;
|
||||
int primary = 0;
|
||||
u16 val;
|
||||
|
||||
DBG("Adding PCIE host bridge %s\n", dev->full_name);
|
||||
|
||||
/* Fetch host bridge registers address */
|
||||
has_address = (of_address_to_resource(dev, 0, &rsrc) == 0);
|
||||
|
||||
/* Get bus range if any */
|
||||
bus_range = of_get_property(dev, "bus-range", &len);
|
||||
if (bus_range == NULL || len < 2 * sizeof(int))
|
||||
printk(KERN_WARNING "Can't get bus-range for %s, assume"
|
||||
" bus 0\n", dev->full_name);
|
||||
|
||||
pci_assign_all_buses = 1;
|
||||
hose = pcibios_alloc_controller(dev);
|
||||
if (!hose)
|
||||
return -ENOMEM;
|
||||
|
||||
hose->indirect_type = PPC_INDIRECT_TYPE_EXT_REG |
|
||||
PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS;
|
||||
|
||||
hose->first_busno = bus_range ? bus_range[0] : 0x0;
|
||||
hose->last_busno = bus_range ? bus_range[1] : 0xff;
|
||||
|
||||
setup_indirect_pci(hose, rsrc.start, rsrc.start + 0x4);
|
||||
|
||||
/* Probe the hose link training status */
|
||||
early_read_config_word(hose, 0, 0, PCIE_LTSSM, &val);
|
||||
if (val < PCIE_LTSSM_L0)
|
||||
return -ENXIO;
|
||||
|
||||
/* Setup the PCIE host controller. */
|
||||
mpc86xx_setup_pcie(hose, rsrc.start, rsrc.end - rsrc.start + 1);
|
||||
|
||||
if ((rsrc.start & 0xfffff) == 0x8000)
|
||||
primary = 1;
|
||||
|
||||
printk(KERN_INFO "Found MPC86xx PCIE host bridge at 0x%08lx. "
|
||||
"Firmware bus number: %d->%d\n",
|
||||
(unsigned long) rsrc.start,
|
||||
hose->first_busno, hose->last_busno);
|
||||
|
||||
DBG(" ->Hose at 0x%p, cfg_addr=0x%p,cfg_data=0x%p\n",
|
||||
hose, hose->cfg_addr, hose->cfg_data);
|
||||
|
||||
/* Interpret the "ranges" property */
|
||||
/* This also maps the I/O region and sets isa_io/mem_base */
|
||||
pci_process_bridge_OF_ranges(hose, dev, primary);
|
||||
|
||||
/* Setup PEX window registers */
|
||||
setup_pcie_atmu(hose, &rsrc);
|
||||
|
||||
return 0;
|
||||
}
|
||||
Reference in New Issue
Block a user