gru: update GRU structures to match latest hardware spec
Add a few new definitions for chipset MMR field names. This matches rev 0.7 of the hardware spec. Signed-off-by: Jack Steiner <steiner@sgi.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
This commit is contained in:
committed by
Linus Torvalds
parent
4131479088
commit
5658366ab5
@@ -265,6 +265,7 @@ struct gru_instruction {
|
|||||||
#define CBE_CAUSE_PROTOCOL_STATE_DATA_ERROR (1 << 16)
|
#define CBE_CAUSE_PROTOCOL_STATE_DATA_ERROR (1 << 16)
|
||||||
#define CBE_CAUSE_RA_RESPONSE_DATA_ERROR (1 << 17)
|
#define CBE_CAUSE_RA_RESPONSE_DATA_ERROR (1 << 17)
|
||||||
#define CBE_CAUSE_HA_RESPONSE_DATA_ERROR (1 << 18)
|
#define CBE_CAUSE_HA_RESPONSE_DATA_ERROR (1 << 18)
|
||||||
|
#define CBE_CAUSE_FORCED_ERROR (1 << 19)
|
||||||
|
|
||||||
/* CBE cbrexecstatus bits */
|
/* CBE cbrexecstatus bits */
|
||||||
#define CBR_EXS_ABORT_OCC_BIT 0
|
#define CBR_EXS_ABORT_OCC_BIT 0
|
||||||
@@ -273,13 +274,15 @@ struct gru_instruction {
|
|||||||
#define CBR_EXS_QUEUED_BIT 3
|
#define CBR_EXS_QUEUED_BIT 3
|
||||||
#define CBR_EXS_TLB_INVAL_BIT 4
|
#define CBR_EXS_TLB_INVAL_BIT 4
|
||||||
#define CBR_EXS_EXCEPTION_BIT 5
|
#define CBR_EXS_EXCEPTION_BIT 5
|
||||||
|
#define CBR_EXS_CB_INT_PENDING_BIT 6
|
||||||
|
|
||||||
#define CBR_EXS_ABORT_OCC (1 << CBR_EXS_ABORT_OCC_BIT)
|
#define CBR_EXS_ABORT_OCC (1 << CBR_EXS_ABORT_OCC_BIT)
|
||||||
#define CBR_EXS_INT_OCC (1 << CBR_EXS_INT_OCC_BIT)
|
#define CBR_EXS_INT_OCC (1 << CBR_EXS_INT_OCC_BIT)
|
||||||
#define CBR_EXS_PENDING (1 << CBR_EXS_PENDING_BIT)
|
#define CBR_EXS_PENDING (1 << CBR_EXS_PENDING_BIT)
|
||||||
#define CBR_EXS_QUEUED (1 << CBR_EXS_QUEUED_BIT)
|
#define CBR_EXS_QUEUED (1 << CBR_EXS_QUEUED_BIT)
|
||||||
#define CBR_TLB_INVAL (1 << CBR_EXS_TLB_INVAL_BIT)
|
#define CBR_EXS_TLB_INVAL (1 << CBR_EXS_TLB_INVAL_BIT)
|
||||||
#define CBR_EXS_EXCEPTION (1 << CBR_EXS_EXCEPTION_BIT)
|
#define CBR_EXS_EXCEPTION (1 << CBR_EXS_EXCEPTION_BIT)
|
||||||
|
#define CBR_EXS_CB_INT_PENDING (1 << CBR_EXS_CB_INT_PENDING_BIT)
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Exceptions are retried for the following cases. If any OTHER bits are set
|
* Exceptions are retried for the following cases. If any OTHER bits are set
|
||||||
|
@@ -252,6 +252,17 @@ enum gru_tgh_state {
|
|||||||
TGHSTATE_RESTART_CTX,
|
TGHSTATE_RESTART_CTX,
|
||||||
};
|
};
|
||||||
|
|
||||||
|
enum gru_tgh_cause {
|
||||||
|
TGHCAUSE_RR_ECC,
|
||||||
|
TGHCAUSE_TLB_ECC,
|
||||||
|
TGHCAUSE_LRU_ECC,
|
||||||
|
TGHCAUSE_PS_ECC,
|
||||||
|
TGHCAUSE_MUL_ERR,
|
||||||
|
TGHCAUSE_DATA_ERR,
|
||||||
|
TGHCAUSE_SW_FORCE
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* TFH - TLB Global Handle
|
* TFH - TLB Global Handle
|
||||||
* Used for TLB dropins into the GRU TLB.
|
* Used for TLB dropins into the GRU TLB.
|
||||||
|
Reference in New Issue
Block a user