x86, amd_nb: Enable GART support for AMD family 0x15 CPUs
AMD CPU family 0x15 still supports GART for compatibility reasons. Signed-off-by: Andreas Herrmann <andreas.herrmann3@amd.com> LKML-Reference: <20100930124316.GG20545@loge.amd.com> Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>
This commit is contained in:
committed by
H. Peter Anvin
parent
d4fbe4f035
commit
5c80cc78de
@ -15,6 +15,7 @@ static u32 *flush_words;
|
|||||||
struct pci_device_id k8_nb_ids[] = {
|
struct pci_device_id k8_nb_ids[] = {
|
||||||
{ PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_K8_NB_MISC) },
|
{ PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_K8_NB_MISC) },
|
||||||
{ PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_10H_NB_MISC) },
|
{ PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_10H_NB_MISC) },
|
||||||
|
{ PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_DEVICE_ID_AMD_15H_NB_MISC) },
|
||||||
{}
|
{}
|
||||||
};
|
};
|
||||||
EXPORT_SYMBOL(k8_nb_ids);
|
EXPORT_SYMBOL(k8_nb_ids);
|
||||||
@ -45,7 +46,8 @@ int cache_k8_northbridges(void)
|
|||||||
k8_northbridges.num++;
|
k8_northbridges.num++;
|
||||||
|
|
||||||
/* some CPU families (e.g. family 0x11) do not support GART */
|
/* some CPU families (e.g. family 0x11) do not support GART */
|
||||||
if (boot_cpu_data.x86 == 0xf || boot_cpu_data.x86 == 0x10)
|
if (boot_cpu_data.x86 == 0xf || boot_cpu_data.x86 == 0x10 ||
|
||||||
|
boot_cpu_data.x86 == 0x15)
|
||||||
k8_northbridges.gart_supported = 1;
|
k8_northbridges.gart_supported = 1;
|
||||||
|
|
||||||
k8_northbridges.nb_misc = kmalloc((k8_northbridges.num + 1) *
|
k8_northbridges.nb_misc = kmalloc((k8_northbridges.num + 1) *
|
||||||
|
@ -514,6 +514,7 @@
|
|||||||
#define PCI_DEVICE_ID_AMD_11H_NB_DRAM 0x1302
|
#define PCI_DEVICE_ID_AMD_11H_NB_DRAM 0x1302
|
||||||
#define PCI_DEVICE_ID_AMD_11H_NB_MISC 0x1303
|
#define PCI_DEVICE_ID_AMD_11H_NB_MISC 0x1303
|
||||||
#define PCI_DEVICE_ID_AMD_11H_NB_LINK 0x1304
|
#define PCI_DEVICE_ID_AMD_11H_NB_LINK 0x1304
|
||||||
|
#define PCI_DEVICE_ID_AMD_15H_NB_MISC 0x1603
|
||||||
#define PCI_DEVICE_ID_AMD_LANCE 0x2000
|
#define PCI_DEVICE_ID_AMD_LANCE 0x2000
|
||||||
#define PCI_DEVICE_ID_AMD_LANCE_HOME 0x2001
|
#define PCI_DEVICE_ID_AMD_LANCE_HOME 0x2001
|
||||||
#define PCI_DEVICE_ID_AMD_SCSI 0x2020
|
#define PCI_DEVICE_ID_AMD_SCSI 0x2020
|
||||||
|
Reference in New Issue
Block a user