MIPS: Alchemy: Redo PCI as platform driver
- Rewrite Alchemy PCI support as a platform driver. - Fixup boards which have PCI. Run-tested on DB1500 and DB1550. Signed-off-by: Manuel Lauss <manuel.lauss@googlemail.com> To: Linux-MIPS <linux-mips@linux-mips.org> Patchwork: https://patchwork.linux-mips.org/patch/2706/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org> delete mode 100644 arch/mips/alchemy/common/pci.c delete mode 100644 arch/mips/pci/fixup-au1000.c delete mode 100644 arch/mips/pci/ops-au1000.c create mode 100644 arch/mips/pci/pci-alchemy.c
This commit is contained in:
committed by
Ralf Baechle
parent
7cc2e272da
commit
7517de3486
@ -14,5 +14,3 @@ obj-$(CONFIG_ALCHEMY_GPIOINT_AU1000) += irq.o
|
||||
ifeq ($(CONFIG_ALCHEMY_GPIO_INDIRECT),)
|
||||
obj-$(CONFIG_GPIOLIB) += gpiolib.o
|
||||
endif
|
||||
|
||||
obj-$(CONFIG_PCI) += pci.o
|
||||
|
@ -1,104 +0,0 @@
|
||||
/*
|
||||
* BRIEF MODULE DESCRIPTION
|
||||
* Alchemy/AMD Au1x00 PCI support.
|
||||
*
|
||||
* Copyright 2001-2003, 2007-2008 MontaVista Software Inc.
|
||||
* Author: MontaVista Software, Inc. <source@mvista.com>
|
||||
*
|
||||
* Copyright (C) 2004 by Ralf Baechle (ralf@linux-mips.org)
|
||||
*
|
||||
* Support for all devices (greater than 16) added by David Gathright.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by the
|
||||
* Free Software Foundation; either version 2 of the License, or (at your
|
||||
* option) any later version.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
||||
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
||||
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
|
||||
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
||||
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
||||
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
|
||||
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
|
||||
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
||||
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
||||
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License along
|
||||
* with this program; if not, write to the Free Software Foundation, Inc.,
|
||||
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||
*/
|
||||
|
||||
#include <linux/pci.h>
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/init.h>
|
||||
|
||||
#include <asm/mach-au1x00/au1000.h>
|
||||
|
||||
/* TBD */
|
||||
static struct resource pci_io_resource = {
|
||||
.start = PCI_IO_START,
|
||||
.end = PCI_IO_END,
|
||||
.name = "PCI IO space",
|
||||
.flags = IORESOURCE_IO
|
||||
};
|
||||
|
||||
static struct resource pci_mem_resource = {
|
||||
.start = PCI_MEM_START,
|
||||
.end = PCI_MEM_END,
|
||||
.name = "PCI memory space",
|
||||
.flags = IORESOURCE_MEM
|
||||
};
|
||||
|
||||
extern struct pci_ops au1x_pci_ops;
|
||||
|
||||
static struct pci_controller au1x_controller = {
|
||||
.pci_ops = &au1x_pci_ops,
|
||||
.io_resource = &pci_io_resource,
|
||||
.mem_resource = &pci_mem_resource,
|
||||
};
|
||||
|
||||
#if defined(CONFIG_SOC_AU1500) || defined(CONFIG_SOC_AU1550)
|
||||
static unsigned long virt_io_addr;
|
||||
#endif
|
||||
|
||||
static int __init au1x_pci_setup(void)
|
||||
{
|
||||
extern void au1x_pci_cfg_init(void);
|
||||
|
||||
#if defined(CONFIG_SOC_AU1500) || defined(CONFIG_SOC_AU1550)
|
||||
virt_io_addr = (unsigned long)ioremap(Au1500_PCI_IO_START,
|
||||
Au1500_PCI_IO_END - Au1500_PCI_IO_START + 1);
|
||||
|
||||
if (!virt_io_addr) {
|
||||
printk(KERN_ERR "Unable to ioremap pci space\n");
|
||||
return 1;
|
||||
}
|
||||
au1x_controller.io_map_base = virt_io_addr;
|
||||
|
||||
#ifdef CONFIG_DMA_NONCOHERENT
|
||||
{
|
||||
/*
|
||||
* Set the NC bit in controller for Au1500 pre-AC silicon
|
||||
*/
|
||||
u32 prid = read_c0_prid();
|
||||
|
||||
if ((prid & 0xFF000000) == 0x01000000 && prid < 0x01030202) {
|
||||
au_writel((1 << 16) | au_readl(Au1500_PCI_CFG),
|
||||
Au1500_PCI_CFG);
|
||||
printk(KERN_INFO "Non-coherent PCI accesses enabled\n");
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
||||
set_io_port_base(virt_io_addr);
|
||||
#endif
|
||||
|
||||
au1x_pci_cfg_init();
|
||||
|
||||
register_pci_controller(&au1x_controller);
|
||||
return 0;
|
||||
}
|
||||
|
||||
arch_initcall(au1x_pci_setup);
|
@ -73,8 +73,8 @@ void __init plat_mem_setup(void)
|
||||
/* This routine should be valid for all Au1x based boards */
|
||||
phys_t __fixup_bigphys_addr(phys_t phys_addr, phys_t size)
|
||||
{
|
||||
u32 start = (u32)Au1500_PCI_MEM_START;
|
||||
u32 end = (u32)Au1500_PCI_MEM_END;
|
||||
unsigned long start = ALCHEMY_PCI_MEMWIN_START;
|
||||
unsigned long end = ALCHEMY_PCI_MEMWIN_END;
|
||||
|
||||
/* Don't fixup 36-bit addresses */
|
||||
if ((phys_addr >> 32) != 0)
|
||||
@ -82,7 +82,7 @@ phys_t __fixup_bigphys_addr(phys_t phys_addr, phys_t size)
|
||||
|
||||
/* Check for PCI memory window */
|
||||
if (phys_addr >= start && (phys_addr + size - 1) <= end)
|
||||
return (phys_t)((phys_addr - start) + Au1500_PCI_MEM_START);
|
||||
return (phys_t)(AU1500_PCI_MEM_PHYS_ADDR + phys_addr);
|
||||
|
||||
/* default nop */
|
||||
return phys_addr;
|
||||
|
@ -40,24 +40,6 @@
|
||||
|
||||
#include <prom.h>
|
||||
|
||||
#ifdef CONFIG_MIPS_DB1500
|
||||
char irq_tab_alchemy[][5] __initdata = {
|
||||
[12] = { -1, AU1500_PCI_INTA, 0xff, 0xff, 0xff }, /* IDSEL 12 - HPT371 */
|
||||
[13] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTB, AU1500_PCI_INTC, AU1500_PCI_INTD }, /* IDSEL 13 - PCI slot */
|
||||
};
|
||||
|
||||
#endif
|
||||
|
||||
|
||||
#ifdef CONFIG_MIPS_DB1550
|
||||
char irq_tab_alchemy[][5] __initdata = {
|
||||
[11] = { -1, AU1550_PCI_INTC, 0xff, 0xff, 0xff }, /* IDSEL 11 - on-board HPT371 */
|
||||
[12] = { -1, AU1550_PCI_INTB, AU1550_PCI_INTC, AU1550_PCI_INTD, AU1550_PCI_INTA }, /* IDSEL 12 - PCI slot 2 (left) */
|
||||
[13] = { -1, AU1550_PCI_INTA, AU1550_PCI_INTB, AU1550_PCI_INTC, AU1550_PCI_INTD }, /* IDSEL 13 - PCI slot 1 (right) */
|
||||
};
|
||||
#endif
|
||||
|
||||
|
||||
#ifdef CONFIG_MIPS_BOSPORUS
|
||||
char irq_tab_alchemy[][5] __initdata = {
|
||||
[11] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTB, 0xff, 0xff }, /* IDSEL 11 - miniPCI */
|
||||
@ -91,12 +73,6 @@ const char *get_system_type(void)
|
||||
|
||||
|
||||
#ifdef CONFIG_MIPS_MIRAGE
|
||||
char irq_tab_alchemy[][5] __initdata = {
|
||||
[11] = { -1, AU1500_PCI_INTD, 0xff, 0xff, 0xff }, /* IDSEL 11 - SMI VGX */
|
||||
[12] = { -1, 0xff, 0xff, AU1500_PCI_INTC, 0xff }, /* IDSEL 12 - PNX1300 */
|
||||
[13] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTB, 0xff, 0xff }, /* IDSEL 13 - miniPCI */
|
||||
};
|
||||
|
||||
static void mirage_power_off(void)
|
||||
{
|
||||
alchemy_gpio_direction_output(210, 1);
|
||||
|
@ -25,6 +25,8 @@
|
||||
#include <asm/mach-db1x00/bcsr.h>
|
||||
#include "../platform.h"
|
||||
|
||||
struct pci_dev;
|
||||
|
||||
/* DB1xxx PCMCIA interrupt sources:
|
||||
* CD0/1 GPIO0/3
|
||||
* STSCHG0/1 GPIO1/4
|
||||
@ -85,6 +87,127 @@
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_PCI
|
||||
#ifdef CONFIG_MIPS_DB1500
|
||||
static int db1xxx_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
|
||||
{
|
||||
if ((slot < 12) || (slot > 13) || pin == 0)
|
||||
return -1;
|
||||
if (slot == 12)
|
||||
return (pin == 1) ? AU1500_PCI_INTA : 0xff;
|
||||
if (slot == 13) {
|
||||
switch (pin) {
|
||||
case 1: return AU1500_PCI_INTA;
|
||||
case 2: return AU1500_PCI_INTB;
|
||||
case 3: return AU1500_PCI_INTC;
|
||||
case 4: return AU1500_PCI_INTD;
|
||||
}
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_MIPS_DB1550
|
||||
static int db1xxx_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
|
||||
{
|
||||
if ((slot < 11) || (slot > 13) || pin == 0)
|
||||
return -1;
|
||||
if (slot == 11)
|
||||
return (pin == 1) ? AU1550_PCI_INTC : 0xff;
|
||||
if (slot == 12) {
|
||||
switch (pin) {
|
||||
case 1: return AU1550_PCI_INTB;
|
||||
case 2: return AU1550_PCI_INTC;
|
||||
case 3: return AU1550_PCI_INTD;
|
||||
case 4: return AU1550_PCI_INTA;
|
||||
}
|
||||
}
|
||||
if (slot == 13) {
|
||||
switch (pin) {
|
||||
case 1: return AU1550_PCI_INTA;
|
||||
case 2: return AU1550_PCI_INTB;
|
||||
case 3: return AU1550_PCI_INTC;
|
||||
case 4: return AU1550_PCI_INTD;
|
||||
}
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_MIPS_BOSPORUS
|
||||
static int db1xxx_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
|
||||
{
|
||||
if ((slot < 11) || (slot > 13) || pin == 0)
|
||||
return -1;
|
||||
if (slot == 12)
|
||||
return (pin == 1) ? AU1500_PCI_INTA : 0xff;
|
||||
if (slot == 11) {
|
||||
switch (pin) {
|
||||
case 1: return AU1500_PCI_INTA;
|
||||
case 2: return AU1500_PCI_INTB;
|
||||
default: return 0xff;
|
||||
}
|
||||
}
|
||||
if (slot == 13) {
|
||||
switch (pin) {
|
||||
case 1: return AU1500_PCI_INTA;
|
||||
case 2: return AU1500_PCI_INTB;
|
||||
case 3: return AU1500_PCI_INTC;
|
||||
case 4: return AU1500_PCI_INTD;
|
||||
}
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_MIPS_MIRAGE
|
||||
static int db1xxx_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
|
||||
{
|
||||
if ((slot < 11) || (slot > 13) || pin == 0)
|
||||
return -1;
|
||||
if (slot == 11)
|
||||
return (pin == 1) ? AU1500_PCI_INTD : 0xff;
|
||||
if (slot == 12)
|
||||
return (pin == 3) ? AU1500_PCI_INTC : 0xff;
|
||||
if (slot == 13) {
|
||||
switch (pin) {
|
||||
case 1: return AU1500_PCI_INTA;
|
||||
case 2: return AU1500_PCI_INTB;
|
||||
default: return 0xff;
|
||||
}
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
#endif
|
||||
|
||||
static struct resource alchemy_pci_host_res[] = {
|
||||
[0] = {
|
||||
.start = AU1500_PCI_PHYS_ADDR,
|
||||
.end = AU1500_PCI_PHYS_ADDR + 0xfff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
};
|
||||
|
||||
static struct alchemy_pci_platdata db1xxx_pci_pd = {
|
||||
.board_map_irq = db1xxx_map_pci_irq,
|
||||
};
|
||||
|
||||
static struct platform_device db1xxx_pci_host_dev = {
|
||||
.dev.platform_data = &db1xxx_pci_pd,
|
||||
.name = "alchemy-pci",
|
||||
.id = 0,
|
||||
.num_resources = ARRAY_SIZE(alchemy_pci_host_res),
|
||||
.resource = alchemy_pci_host_res,
|
||||
};
|
||||
|
||||
static int __init db15x0_pci_init(void)
|
||||
{
|
||||
return platform_device_register(&db1xxx_pci_host_dev);
|
||||
}
|
||||
/* must be arch_initcall; MIPS PCI scans busses in a subsys_initcall */
|
||||
arch_initcall(db15x0_pci_init);
|
||||
#endif
|
||||
|
||||
static int __init db1xxx_dev_init(void)
|
||||
{
|
||||
#ifdef DB1XXX_HAS_PCMCIA
|
||||
|
@ -33,13 +33,6 @@
|
||||
|
||||
#include <prom.h>
|
||||
|
||||
|
||||
char irq_tab_alchemy[][5] __initdata = {
|
||||
[12] = { -1, AU1500_PCI_INTA, 0xff, 0xff, 0xff }, /* IDSEL 12 - HPT370 */
|
||||
[13] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTB, AU1500_PCI_INTC, AU1500_PCI_INTD }, /* IDSEL 13 - PCI slot */
|
||||
};
|
||||
|
||||
|
||||
const char *get_system_type(void)
|
||||
{
|
||||
return "Alchemy Pb1500";
|
||||
@ -101,20 +94,18 @@ void __init board_setup(void)
|
||||
#endif /* defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) */
|
||||
|
||||
#ifdef CONFIG_PCI
|
||||
/* Setup PCI bus controller */
|
||||
au_writel(0, Au1500_PCI_CMEM);
|
||||
au_writel(0x00003fff, Au1500_CFG_BASE);
|
||||
#if defined(__MIPSEB__)
|
||||
au_writel(0xf | (2 << 6) | (1 << 4), Au1500_PCI_CFG);
|
||||
#else
|
||||
au_writel(0xf, Au1500_PCI_CFG);
|
||||
#endif
|
||||
au_writel(0xf0000000, Au1500_PCI_MWMASK_DEV);
|
||||
au_writel(0, Au1500_PCI_MWBASE_REV_CCL);
|
||||
au_writel(0x02a00356, Au1500_PCI_STATCMD);
|
||||
au_writel(0x00003c04, Au1500_PCI_HDRTYPE);
|
||||
au_writel(0x00000008, Au1500_PCI_MBAR);
|
||||
au_sync();
|
||||
{
|
||||
void __iomem *base =
|
||||
(void __iomem *)KSEG1ADDR(AU1500_PCI_PHYS_ADDR);
|
||||
/* Setup PCI bus controller */
|
||||
__raw_writel(0x00003fff, base + PCI_REG_CMEM);
|
||||
__raw_writel(0xf0000000, base + PCI_REG_MWMASK_DEV);
|
||||
__raw_writel(0, base + PCI_REG_MWBASE_REV_CCL);
|
||||
__raw_writel(0x02a00356, base + PCI_REG_STATCMD);
|
||||
__raw_writel(0x00003c04, base + PCI_REG_PARAM);
|
||||
__raw_writel(0x00000008, base + PCI_REG_MBAR);
|
||||
wmb();
|
||||
}
|
||||
#endif
|
||||
|
||||
/* Enable sys bus clock divider when IDLE state or no bus activity. */
|
||||
|
@ -19,11 +19,56 @@
|
||||
*/
|
||||
|
||||
#include <linux/init.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <asm/mach-au1x00/au1000.h>
|
||||
#include <asm/mach-db1x00/bcsr.h>
|
||||
|
||||
#include "../platform.h"
|
||||
|
||||
static int pb1500_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
|
||||
{
|
||||
if ((slot < 12) || (slot > 13) || pin == 0)
|
||||
return -1;
|
||||
if (slot == 12)
|
||||
return (pin == 1) ? AU1500_PCI_INTA : 0xff;
|
||||
if (slot == 13) {
|
||||
switch (pin) {
|
||||
case 1: return AU1500_PCI_INTA;
|
||||
case 2: return AU1500_PCI_INTB;
|
||||
case 3: return AU1500_PCI_INTC;
|
||||
case 4: return AU1500_PCI_INTD;
|
||||
}
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
|
||||
static struct resource alchemy_pci_host_res[] = {
|
||||
[0] = {
|
||||
.start = AU1500_PCI_PHYS_ADDR,
|
||||
.end = AU1500_PCI_PHYS_ADDR + 0xfff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
};
|
||||
|
||||
static struct alchemy_pci_platdata pb1500_pci_pd = {
|
||||
.board_map_irq = pb1500_map_pci_irq,
|
||||
.pci_cfg_set = PCI_CONFIG_AEN | PCI_CONFIG_R2H | PCI_CONFIG_R1H |
|
||||
PCI_CONFIG_CH |
|
||||
#if defined(__MIPSEB__)
|
||||
PCI_CONFIG_SIC_HWA_DAT | PCI_CONFIG_SM,
|
||||
#else
|
||||
0,
|
||||
#endif
|
||||
};
|
||||
|
||||
static struct platform_device pb1500_pci_host = {
|
||||
.dev.platform_data = &pb1500_pci_pd,
|
||||
.name = "alchemy-pci",
|
||||
.id = 0,
|
||||
.num_resources = ARRAY_SIZE(alchemy_pci_host_res),
|
||||
.resource = alchemy_pci_host_res,
|
||||
};
|
||||
|
||||
static int __init pb1500_dev_init(void)
|
||||
{
|
||||
int swapped;
|
||||
@ -41,7 +86,8 @@ static int __init pb1500_dev_init(void)
|
||||
|
||||
swapped = bcsr_read(BCSR_STATUS) & BCSR_STATUS_DB1000_SWAPBOOT;
|
||||
db1x_register_norflash(64 * 1024 * 1024, 4, swapped);
|
||||
platform_device_register(&pb1500_pci_host);
|
||||
|
||||
return 0;
|
||||
}
|
||||
device_initcall(pb1500_dev_init);
|
||||
arch_initcall(pb1500_dev_init);
|
||||
|
@ -37,12 +37,6 @@
|
||||
|
||||
#include <prom.h>
|
||||
|
||||
|
||||
char irq_tab_alchemy[][5] __initdata = {
|
||||
[12] = { -1, AU1550_PCI_INTB, AU1550_PCI_INTC, AU1550_PCI_INTD, AU1550_PCI_INTA }, /* IDSEL 12 - PCI slot 2 (left) */
|
||||
[13] = { -1, AU1550_PCI_INTA, AU1550_PCI_INTB, AU1550_PCI_INTC, AU1550_PCI_INTD }, /* IDSEL 13 - PCI slot 1 (right) */
|
||||
};
|
||||
|
||||
const char *get_system_type(void)
|
||||
{
|
||||
return "Alchemy Pb1550";
|
||||
|
@ -19,13 +19,56 @@
|
||||
*/
|
||||
|
||||
#include <linux/init.h>
|
||||
|
||||
#include <linux/platform_device.h>
|
||||
#include <asm/mach-au1x00/au1000.h>
|
||||
#include <asm/mach-pb1x00/pb1550.h>
|
||||
#include <asm/mach-db1x00/bcsr.h>
|
||||
|
||||
#include "../platform.h"
|
||||
|
||||
static int pb1550_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
|
||||
{
|
||||
if ((slot < 12) || (slot > 13) || pin == 0)
|
||||
return -1;
|
||||
if (slot == 12) {
|
||||
switch (pin) {
|
||||
case 1: return AU1500_PCI_INTB;
|
||||
case 2: return AU1500_PCI_INTC;
|
||||
case 3: return AU1500_PCI_INTD;
|
||||
case 4: return AU1500_PCI_INTA;
|
||||
}
|
||||
}
|
||||
if (slot == 13) {
|
||||
switch (pin) {
|
||||
case 1: return AU1500_PCI_INTA;
|
||||
case 2: return AU1500_PCI_INTB;
|
||||
case 3: return AU1500_PCI_INTC;
|
||||
case 4: return AU1500_PCI_INTD;
|
||||
}
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
|
||||
static struct resource alchemy_pci_host_res[] = {
|
||||
[0] = {
|
||||
.start = AU1500_PCI_PHYS_ADDR,
|
||||
.end = AU1500_PCI_PHYS_ADDR + 0xfff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
};
|
||||
|
||||
static struct alchemy_pci_platdata pb1550_pci_pd = {
|
||||
.board_map_irq = pb1550_map_pci_irq,
|
||||
};
|
||||
|
||||
static struct platform_device pb1550_pci_host = {
|
||||
.dev.platform_data = &pb1550_pci_pd,
|
||||
.name = "alchemy-pci",
|
||||
.id = 0,
|
||||
.num_resources = ARRAY_SIZE(alchemy_pci_host_res),
|
||||
.resource = alchemy_pci_host_res,
|
||||
};
|
||||
|
||||
static int __init pb1550_dev_init(void)
|
||||
{
|
||||
int swapped;
|
||||
@ -57,7 +100,8 @@ static int __init pb1550_dev_init(void)
|
||||
|
||||
swapped = bcsr_read(BCSR_STATUS) & BCSR_STATUS_PB1550_SWAPBOOT;
|
||||
db1x_register_norflash(128 * 1024 * 1024, 4, swapped);
|
||||
platform_device_register(&pb1550_pci_host);
|
||||
|
||||
return 0;
|
||||
}
|
||||
device_initcall(pb1550_dev_init);
|
||||
arch_initcall(pb1550_dev_init);
|
||||
|
@ -36,10 +36,6 @@
|
||||
|
||||
#include <prom.h>
|
||||
|
||||
char irq_tab_alchemy[][5] __initdata = {
|
||||
[0] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTB, 0xff, 0xff },
|
||||
};
|
||||
|
||||
static void gpr_reset(char *c)
|
||||
{
|
||||
/* switch System-LED to orange (red# and green# on) */
|
||||
@ -76,12 +72,4 @@ void __init board_setup(void)
|
||||
|
||||
/* Take away Reset of UMTS-card */
|
||||
alchemy_gpio_direction_output(215, 1);
|
||||
|
||||
#ifdef CONFIG_PCI
|
||||
#if defined(__MIPSEB__)
|
||||
au_writel(0xf | (2 << 6) | (1 << 4), Au1500_PCI_CFG);
|
||||
#else
|
||||
au_writel(0xf, Au1500_PCI_CFG);
|
||||
#endif
|
||||
#endif
|
||||
}
|
||||
|
@ -167,6 +167,45 @@ static struct i2c_board_info gpr_i2c_info[] __initdata = {
|
||||
}
|
||||
};
|
||||
|
||||
|
||||
|
||||
static struct resource alchemy_pci_host_res[] = {
|
||||
[0] = {
|
||||
.start = AU1500_PCI_PHYS_ADDR,
|
||||
.end = AU1500_PCI_PHYS_ADDR + 0xfff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
};
|
||||
|
||||
static int gpr_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
|
||||
{
|
||||
if ((slot == 0) && (pin == 1))
|
||||
return AU1550_PCI_INTA;
|
||||
else if ((slot == 0) && (pin == 2))
|
||||
return AU1550_PCI_INTB;
|
||||
|
||||
return -1;
|
||||
}
|
||||
|
||||
static struct alchemy_pci_platdata gpr_pci_pd = {
|
||||
.board_map_irq = gpr_map_pci_irq,
|
||||
.pci_cfg_set = PCI_CONFIG_AEN | PCI_CONFIG_R2H | PCI_CONFIG_R1H |
|
||||
PCI_CONFIG_CH |
|
||||
#if defined(__MIPSEB__)
|
||||
PCI_CONFIG_SIC_HWA_DAT | PCI_CONFIG_SM,
|
||||
#else
|
||||
0,
|
||||
#endif
|
||||
};
|
||||
|
||||
static struct platform_device gpr_pci_host_dev = {
|
||||
.dev.platform_data = &gpr_pci_pd,
|
||||
.name = "alchemy-pci",
|
||||
.id = 0,
|
||||
.num_resources = ARRAY_SIZE(alchemy_pci_host_res),
|
||||
.resource = alchemy_pci_host_res,
|
||||
};
|
||||
|
||||
static struct platform_device *gpr_devices[] __initdata = {
|
||||
&gpr_wdt_device,
|
||||
&gpr_mtd_device,
|
||||
@ -174,6 +213,14 @@ static struct platform_device *gpr_devices[] __initdata = {
|
||||
&gpr_led_devices,
|
||||
};
|
||||
|
||||
static int __init gpr_pci_init(void)
|
||||
{
|
||||
return platform_device_register(&gpr_pci_host_dev);
|
||||
}
|
||||
/* must be arch_initcall; MIPS PCI scans busses in a subsys_initcall */
|
||||
arch_initcall(gpr_pci_init);
|
||||
|
||||
|
||||
static int __init gpr_dev_init(void)
|
||||
{
|
||||
i2c_register_board_info(0, gpr_i2c_info, ARRAY_SIZE(gpr_i2c_info));
|
||||
|
@ -38,20 +38,6 @@
|
||||
|
||||
#include <prom.h>
|
||||
|
||||
char irq_tab_alchemy[][5] __initdata = {
|
||||
[0] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTA, 0xff, 0xff }, /* IDSEL 00 - AdapterA-Slot0 (top) */
|
||||
[1] = { -1, AU1500_PCI_INTB, AU1500_PCI_INTA, 0xff, 0xff }, /* IDSEL 01 - AdapterA-Slot1 (bottom) */
|
||||
[2] = { -1, AU1500_PCI_INTC, AU1500_PCI_INTD, 0xff, 0xff }, /* IDSEL 02 - AdapterB-Slot0 (top) */
|
||||
[3] = { -1, AU1500_PCI_INTD, AU1500_PCI_INTC, 0xff, 0xff }, /* IDSEL 03 - AdapterB-Slot1 (bottom) */
|
||||
[4] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTB, 0xff, 0xff }, /* IDSEL 04 - AdapterC-Slot0 (top) */
|
||||
[5] = { -1, AU1500_PCI_INTB, AU1500_PCI_INTA, 0xff, 0xff }, /* IDSEL 05 - AdapterC-Slot1 (bottom) */
|
||||
[6] = { -1, AU1500_PCI_INTC, AU1500_PCI_INTD, 0xff, 0xff }, /* IDSEL 06 - AdapterD-Slot0 (top) */
|
||||
[7] = { -1, AU1500_PCI_INTD, AU1500_PCI_INTC, 0xff, 0xff }, /* IDSEL 07 - AdapterD-Slot1 (bottom) */
|
||||
};
|
||||
|
||||
extern int (*board_pci_idsel)(unsigned int devsel, int assert);
|
||||
int mtx1_pci_idsel(unsigned int devsel, int assert);
|
||||
|
||||
static void mtx1_reset(char *c)
|
||||
{
|
||||
/* Jump to the reset vector */
|
||||
@ -74,15 +60,6 @@ void __init board_setup(void)
|
||||
alchemy_gpio_direction_output(204, 0);
|
||||
#endif /* defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) */
|
||||
|
||||
#ifdef CONFIG_PCI
|
||||
#if defined(__MIPSEB__)
|
||||
au_writel(0xf | (2 << 6) | (1 << 4), Au1500_PCI_CFG);
|
||||
#else
|
||||
au_writel(0xf, Au1500_PCI_CFG);
|
||||
#endif
|
||||
board_pci_idsel = mtx1_pci_idsel;
|
||||
#endif
|
||||
|
||||
/* Initialize sys_pinfunc */
|
||||
au_writel(SYS_PF_NI2, SYS_PINFUNC);
|
||||
|
||||
@ -104,23 +81,6 @@ void __init board_setup(void)
|
||||
printk(KERN_INFO "4G Systems MTX-1 Board\n");
|
||||
}
|
||||
|
||||
int
|
||||
mtx1_pci_idsel(unsigned int devsel, int assert)
|
||||
{
|
||||
/* This function is only necessary to support a proprietary Cardbus
|
||||
* adapter on the mtx-1 "singleboard" variant. It triggers a custom
|
||||
* logic chip connected to EXT_IO3 (GPIO1) to suppress IDSEL signals.
|
||||
*/
|
||||
if (assert && devsel != 0)
|
||||
/* Suppress signal to Cardbus */
|
||||
alchemy_gpio_set_value(1, 0); /* set EXT_IO3 OFF */
|
||||
else
|
||||
alchemy_gpio_set_value(1, 1); /* set EXT_IO3 ON */
|
||||
|
||||
udelay(1);
|
||||
return 1;
|
||||
}
|
||||
|
||||
static int __init mtx1_init_irq(void)
|
||||
{
|
||||
irq_set_irq_type(AU1500_GPIO204_INT, IRQF_TRIGGER_HIGH);
|
||||
|
@ -135,7 +135,69 @@ static struct platform_device mtx1_mtd = {
|
||||
.resource = &mtx1_mtd_resource,
|
||||
};
|
||||
|
||||
static struct resource alchemy_pci_host_res[] = {
|
||||
[0] = {
|
||||
.start = AU1500_PCI_PHYS_ADDR,
|
||||
.end = AU1500_PCI_PHYS_ADDR + 0xfff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
};
|
||||
|
||||
static int mtx1_pci_idsel(unsigned int devsel, int assert)
|
||||
{
|
||||
/* This function is only necessary to support a proprietary Cardbus
|
||||
* adapter on the mtx-1 "singleboard" variant. It triggers a custom
|
||||
* logic chip connected to EXT_IO3 (GPIO1) to suppress IDSEL signals.
|
||||
*/
|
||||
if (assert && devsel != 0)
|
||||
/* Suppress signal to Cardbus */
|
||||
alchemy_gpio_set_value(1, 0); /* set EXT_IO3 OFF */
|
||||
else
|
||||
alchemy_gpio_set_value(1, 1); /* set EXT_IO3 ON */
|
||||
|
||||
udelay(1);
|
||||
return 1;
|
||||
}
|
||||
|
||||
static const char mtx1_irqtab[][5] = {
|
||||
[0] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTA, 0xff, 0xff }, /* IDSEL 00 - AdapterA-Slot0 (top) */
|
||||
[1] = { -1, AU1500_PCI_INTB, AU1500_PCI_INTA, 0xff, 0xff }, /* IDSEL 01 - AdapterA-Slot1 (bottom) */
|
||||
[2] = { -1, AU1500_PCI_INTC, AU1500_PCI_INTD, 0xff, 0xff }, /* IDSEL 02 - AdapterB-Slot0 (top) */
|
||||
[3] = { -1, AU1500_PCI_INTD, AU1500_PCI_INTC, 0xff, 0xff }, /* IDSEL 03 - AdapterB-Slot1 (bottom) */
|
||||
[4] = { -1, AU1500_PCI_INTA, AU1500_PCI_INTB, 0xff, 0xff }, /* IDSEL 04 - AdapterC-Slot0 (top) */
|
||||
[5] = { -1, AU1500_PCI_INTB, AU1500_PCI_INTA, 0xff, 0xff }, /* IDSEL 05 - AdapterC-Slot1 (bottom) */
|
||||
[6] = { -1, AU1500_PCI_INTC, AU1500_PCI_INTD, 0xff, 0xff }, /* IDSEL 06 - AdapterD-Slot0 (top) */
|
||||
[7] = { -1, AU1500_PCI_INTD, AU1500_PCI_INTC, 0xff, 0xff }, /* IDSEL 07 - AdapterD-Slot1 (bottom) */
|
||||
};
|
||||
|
||||
static int mtx1_map_pci_irq(const struct pci_dev *d, u8 slot, u8 pin)
|
||||
{
|
||||
return mtx1_irqtab[slot][pin];
|
||||
}
|
||||
|
||||
static struct alchemy_pci_platdata mtx1_pci_pd = {
|
||||
.board_map_irq = mtx1_map_pci_irq,
|
||||
.board_pci_idsel = mtx1_pci_idsel,
|
||||
.pci_cfg_set = PCI_CONFIG_AEN | PCI_CONFIG_R2H | PCI_CONFIG_R1H |
|
||||
PCI_CONFIG_CH |
|
||||
#if defined(__MIPSEB__)
|
||||
PCI_CONFIG_SIC_HWA_DAT | PCI_CONFIG_SM,
|
||||
#else
|
||||
0,
|
||||
#endif
|
||||
};
|
||||
|
||||
static struct platform_device mtx1_pci_host = {
|
||||
.dev.platform_data = &mtx1_pci_pd,
|
||||
.name = "alchemy-pci",
|
||||
.id = 0,
|
||||
.num_resources = ARRAY_SIZE(alchemy_pci_host_res),
|
||||
.resource = alchemy_pci_host_res,
|
||||
};
|
||||
|
||||
|
||||
static struct __initdata platform_device * mtx1_devs[] = {
|
||||
&mtx1_pci_host,
|
||||
&mtx1_gpio_leds,
|
||||
&mtx1_wdt,
|
||||
&mtx1_button,
|
||||
|
@ -70,14 +70,6 @@ void __init board_setup(void)
|
||||
/* Enable DTR (MCR bit 0) = USB power up */
|
||||
__raw_writel(1, (void __iomem *)KSEG1ADDR(AU1000_UART3_PHYS_ADDR + 0x18));
|
||||
wmb();
|
||||
|
||||
#ifdef CONFIG_PCI
|
||||
#if defined(__MIPSEB__)
|
||||
au_writel(0xf | (2 << 6) | (1 << 4), Au1500_PCI_CFG);
|
||||
#else
|
||||
au_writel(0xf, Au1500_PCI_CFG);
|
||||
#endif
|
||||
#endif
|
||||
}
|
||||
|
||||
static int __init xxs1500_init_irq(void)
|
||||
|
Reference in New Issue
Block a user