SM501: Clock updates and checks
Ensure that the M1XCLK and MCLK are sourced from the same PLL (and refuse to bind the driver if they are not). Update the PCI to safe initialisation values, as 72MHz is the maximum clock for 33MHz PCI bus mastering. Signed-off-by: Ben Dooks <ben-linux@fluff.org> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
This commit is contained in:
committed by
Linus Torvalds
parent
5136237bc3
commit
819062219a
@@ -64,6 +64,11 @@
|
||||
#define SM501_DEBUG_CONTROL (0x000034)
|
||||
|
||||
/* power management */
|
||||
#define SM501_POWERMODE_P2X_SRC (1<<29)
|
||||
#define SM501_POWERMODE_V2X_SRC (1<<20)
|
||||
#define SM501_POWERMODE_M_SRC (1<<12)
|
||||
#define SM501_POWERMODE_M1_SRC (1<<4)
|
||||
|
||||
#define SM501_CURRENT_GATE (0x000038)
|
||||
#define SM501_CURRENT_CLOCK (0x00003C)
|
||||
#define SM501_POWER_MODE_0_GATE (0x000040)
|
||||
|
Reference in New Issue
Block a user