Staging: comedi: fix space coding style issue in adl_pci9111.c
This is a patch to the adl_pci9111.c file that fixes up multiple please, no space for starting a line warnings, found by the checkpatch.pl tool Signed-off-by: Maurice Dawson <mauricedawson2699@gmail.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
This commit is contained in:
committed by
Greg Kroah-Hartman
parent
fbc69d379c
commit
842ec6ba3b
@@ -1,26 +1,26 @@
|
|||||||
/*
|
/*
|
||||||
|
|
||||||
comedi/drivers/adl_pci9111.c
|
comedi/drivers/adl_pci9111.c
|
||||||
|
|
||||||
Hardware driver for PCI9111 ADLink cards:
|
Hardware driver for PCI9111 ADLink cards:
|
||||||
|
|
||||||
PCI-9111HR
|
PCI-9111HR
|
||||||
|
|
||||||
Copyright (C) 2002-2005 Emmanuel Pacaud <emmanuel.pacaud@univ-poitiers.fr>
|
Copyright (C) 2002-2005 Emmanuel Pacaud <emmanuel.pacaud@univ-poitiers.fr>
|
||||||
|
|
||||||
This program is free software; you can redistribute it and/or modify
|
This program is free software; you can redistribute it and/or modify
|
||||||
it under the terms of the GNU General Public License as published by
|
it under the terms of the GNU General Public License as published by
|
||||||
the Free Software Foundation; either version 2 of the License, or
|
the Free Software Foundation; either version 2 of the License, or
|
||||||
(at your option) any later version.
|
(at your option) any later version.
|
||||||
|
|
||||||
This program is distributed in the hope that it will be useful,
|
This program is distributed in the hope that it will be useful,
|
||||||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
GNU General Public License for more details.
|
GNU General Public License for more details.
|
||||||
|
|
||||||
You should have received a copy of the GNU General Public License
|
You should have received a copy of the GNU General Public License
|
||||||
along with this program; if not, write to the Free Software
|
along with this program; if not, write to the Free Software
|
||||||
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
@@ -32,46 +32,46 @@ Status: experimental
|
|||||||
|
|
||||||
Supports:
|
Supports:
|
||||||
|
|
||||||
- ai_insn read
|
- ai_insn read
|
||||||
- ao_insn read/write
|
- ao_insn read/write
|
||||||
- di_insn read
|
- di_insn read
|
||||||
- do_insn read/write
|
- do_insn read/write
|
||||||
- ai_do_cmd mode with the following sources:
|
- ai_do_cmd mode with the following sources:
|
||||||
|
|
||||||
- start_src TRIG_NOW
|
- start_src TRIG_NOW
|
||||||
- scan_begin_src TRIG_FOLLOW TRIG_TIMER TRIG_EXT
|
- scan_begin_src TRIG_FOLLOW TRIG_TIMER TRIG_EXT
|
||||||
- convert_src TRIG_TIMER TRIG_EXT
|
- convert_src TRIG_TIMER TRIG_EXT
|
||||||
- scan_end_src TRIG_COUNT
|
- scan_end_src TRIG_COUNT
|
||||||
- stop_src TRIG_COUNT TRIG_NONE
|
- stop_src TRIG_COUNT TRIG_NONE
|
||||||
|
|
||||||
The scanned channels must be consecutive and start from 0. They must
|
The scanned channels must be consecutive and start from 0. They must
|
||||||
all have the same range and aref.
|
all have the same range and aref.
|
||||||
|
|
||||||
Configuration options:
|
Configuration options:
|
||||||
|
|
||||||
[0] - PCI bus number (optional)
|
[0] - PCI bus number (optional)
|
||||||
[1] - PCI slot number (optional)
|
[1] - PCI slot number (optional)
|
||||||
|
|
||||||
If bus/slot is not specified, the first available PCI
|
If bus/slot is not specified, the first available PCI
|
||||||
device will be used.
|
device will be used.
|
||||||
|
|
||||||
*/
|
*/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
CHANGELOG:
|
CHANGELOG:
|
||||||
|
|
||||||
2005/02/17 Extend AI streaming capabilities. Now, scan_begin_arg can be
|
2005/02/17 Extend AI streaming capabilities. Now, scan_begin_arg can be
|
||||||
a multiple of chanlist_len*convert_arg.
|
a multiple of chanlist_len*convert_arg.
|
||||||
2002/02/19 Fixed the two's complement conversion in pci9111_(hr_)ai_get_data.
|
2002/02/19 Fixed the two's complement conversion in pci9111_(hr_)ai_get_data.
|
||||||
2002/02/18 Added external trigger support for analog input.
|
2002/02/18 Added external trigger support for analog input.
|
||||||
|
|
||||||
TODO:
|
TODO:
|
||||||
|
|
||||||
- Really test implemented functionality.
|
- Really test implemented functionality.
|
||||||
- Add support for the PCI-9111DG with a probe routine to identify the card
|
- Add support for the PCI-9111DG with a probe routine to identify
|
||||||
type (perhaps with the help of the channel number readback of the A/D Data
|
the card type (perhaps with the help of the channel number readback
|
||||||
register).
|
of the A/D Data register).
|
||||||
- Add external multiplexer support.
|
- Add external multiplexer support.
|
||||||
|
|
||||||
*/
|
*/
|
||||||
|
|
||||||
@@ -187,95 +187,98 @@ TODO:
|
|||||||
*/
|
*/
|
||||||
|
|
||||||
#define pci9111_trigger_and_autoscan_get() \
|
#define pci9111_trigger_and_autoscan_get() \
|
||||||
(inb(PCI9111_IO_BASE+PCI9111_REGISTER_AD_MODE_INTERRUPT_READBACK)&0x0F)
|
(inb(PCI9111_IO_BASE+PCI9111_REGISTER_AD_MODE_INTERRUPT_READBACK)&0x0F)
|
||||||
|
|
||||||
#define pci9111_trigger_and_autoscan_set(flags) \
|
#define pci9111_trigger_and_autoscan_set(flags) \
|
||||||
outb(flags, PCI9111_IO_BASE+PCI9111_REGISTER_TRIGGER_MODE_CONTROL)
|
outb(flags, PCI9111_IO_BASE+PCI9111_REGISTER_TRIGGER_MODE_CONTROL)
|
||||||
|
|
||||||
#define pci9111_interrupt_and_fifo_get() \
|
#define pci9111_interrupt_and_fifo_get() \
|
||||||
((inb(PCI9111_IO_BASE+PCI9111_REGISTER_AD_MODE_INTERRUPT_READBACK) >> 4) \
|
((inb(PCI9111_IO_BASE+PCI9111_REGISTER_AD_MODE_INTERRUPT_READBACK) \
|
||||||
&0x03)
|
>> 4) & 0x03)
|
||||||
|
|
||||||
#define pci9111_interrupt_and_fifo_set(flags) \
|
#define pci9111_interrupt_and_fifo_set(flags) \
|
||||||
outb(flags, PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CONTROL)
|
outb(flags, PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CONTROL)
|
||||||
|
|
||||||
#define pci9111_interrupt_clear() \
|
#define pci9111_interrupt_clear() \
|
||||||
outb(0, PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CLEAR)
|
outb(0, PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CLEAR)
|
||||||
|
|
||||||
#define pci9111_software_trigger() \
|
#define pci9111_software_trigger() \
|
||||||
outb(0, PCI9111_IO_BASE+PCI9111_REGISTER_SOFTWARE_TRIGGER)
|
outb(0, PCI9111_IO_BASE+PCI9111_REGISTER_SOFTWARE_TRIGGER)
|
||||||
|
|
||||||
#define pci9111_fifo_reset() do { \
|
#define pci9111_fifo_reset() do { \
|
||||||
outb(PCI9111_FFEN_SET_FIFO_ENABLE, \
|
outb(PCI9111_FFEN_SET_FIFO_ENABLE, \
|
||||||
PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CONTROL); \
|
PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CONTROL); \
|
||||||
outb(PCI9111_FFEN_SET_FIFO_DISABLE, \
|
outb(PCI9111_FFEN_SET_FIFO_DISABLE, \
|
||||||
PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CONTROL); \
|
PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CONTROL); \
|
||||||
outb(PCI9111_FFEN_SET_FIFO_ENABLE, \
|
outb(PCI9111_FFEN_SET_FIFO_ENABLE, \
|
||||||
PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CONTROL); \
|
PCI9111_IO_BASE+PCI9111_REGISTER_INTERRUPT_CONTROL); \
|
||||||
} while (0)
|
} while (0)
|
||||||
|
|
||||||
#define pci9111_is_fifo_full() \
|
#define pci9111_is_fifo_full() \
|
||||||
((inb(PCI9111_IO_BASE+PCI9111_REGISTER_RANGE_STATUS_READBACK)& \
|
((inb(PCI9111_IO_BASE+PCI9111_REGISTER_RANGE_STATUS_READBACK)& \
|
||||||
PCI9111_FIFO_FULL_MASK) == 0)
|
PCI9111_FIFO_FULL_MASK) == 0)
|
||||||
|
|
||||||
#define pci9111_is_fifo_half_full() \
|
#define pci9111_is_fifo_half_full() \
|
||||||
((inb(PCI9111_IO_BASE+PCI9111_REGISTER_RANGE_STATUS_READBACK)& \
|
((inb(PCI9111_IO_BASE+PCI9111_REGISTER_RANGE_STATUS_READBACK)& \
|
||||||
PCI9111_FIFO_HALF_FULL_MASK) == 0)
|
PCI9111_FIFO_HALF_FULL_MASK) == 0)
|
||||||
|
|
||||||
#define pci9111_is_fifo_empty() \
|
#define pci9111_is_fifo_empty() \
|
||||||
((inb(PCI9111_IO_BASE+PCI9111_REGISTER_RANGE_STATUS_READBACK)& \
|
((inb(PCI9111_IO_BASE+PCI9111_REGISTER_RANGE_STATUS_READBACK)& \
|
||||||
PCI9111_FIFO_EMPTY_MASK) == 0)
|
PCI9111_FIFO_EMPTY_MASK) == 0)
|
||||||
|
|
||||||
#define pci9111_ai_channel_set(channel) \
|
#define pci9111_ai_channel_set(channel) \
|
||||||
outb((channel)&PCI9111_CHANNEL_MASK, \
|
outb((channel)&PCI9111_CHANNEL_MASK, \
|
||||||
PCI9111_IO_BASE+PCI9111_REGISTER_AD_CHANNEL_CONTROL)
|
PCI9111_IO_BASE+PCI9111_REGISTER_AD_CHANNEL_CONTROL)
|
||||||
|
|
||||||
#define pci9111_ai_channel_get() \
|
#define pci9111_ai_channel_get() \
|
||||||
(inb(PCI9111_IO_BASE+PCI9111_REGISTER_AD_CHANNEL_READBACK) \
|
(inb(PCI9111_IO_BASE+PCI9111_REGISTER_AD_CHANNEL_READBACK) \
|
||||||
&PCI9111_CHANNEL_MASK)
|
&PCI9111_CHANNEL_MASK)
|
||||||
|
|
||||||
#define pci9111_ai_range_set(range) \
|
#define pci9111_ai_range_set(range) \
|
||||||
outb((range)&PCI9111_RANGE_MASK, \
|
outb((range)&PCI9111_RANGE_MASK, \
|
||||||
PCI9111_IO_BASE+PCI9111_REGISTER_INPUT_SIGNAL_RANGE)
|
PCI9111_IO_BASE+PCI9111_REGISTER_INPUT_SIGNAL_RANGE)
|
||||||
|
|
||||||
#define pci9111_ai_range_get() \
|
#define pci9111_ai_range_get() \
|
||||||
(inb(PCI9111_IO_BASE+PCI9111_REGISTER_RANGE_STATUS_READBACK) \
|
(inb(PCI9111_IO_BASE+PCI9111_REGISTER_RANGE_STATUS_READBACK) \
|
||||||
&PCI9111_RANGE_MASK)
|
&PCI9111_RANGE_MASK)
|
||||||
|
|
||||||
#define pci9111_ai_get_data() \
|
#define pci9111_ai_get_data() \
|
||||||
(((inw(PCI9111_IO_BASE+PCI9111_REGISTER_AD_FIFO_VALUE)>>4) \
|
(((inw(PCI9111_IO_BASE+PCI9111_REGISTER_AD_FIFO_VALUE)>>4) \
|
||||||
&PCI9111_AI_RESOLUTION_MASK) \
|
&PCI9111_AI_RESOLUTION_MASK) \
|
||||||
^ PCI9111_AI_RESOLUTION_2_CMP_BIT)
|
^ PCI9111_AI_RESOLUTION_2_CMP_BIT)
|
||||||
|
|
||||||
#define pci9111_hr_ai_get_data() \
|
#define pci9111_hr_ai_get_data() \
|
||||||
((inw(PCI9111_IO_BASE+PCI9111_REGISTER_AD_FIFO_VALUE) \
|
((inw(PCI9111_IO_BASE+PCI9111_REGISTER_AD_FIFO_VALUE) \
|
||||||
& PCI9111_HR_AI_RESOLUTION_MASK) \
|
&PCI9111_HR_AI_RESOLUTION_MASK) \
|
||||||
^ PCI9111_HR_AI_RESOLUTION_2_CMP_BIT)
|
^ PCI9111_HR_AI_RESOLUTION_2_CMP_BIT)
|
||||||
|
|
||||||
#define pci9111_ao_set_data(data) \
|
#define pci9111_ao_set_data(data) \
|
||||||
outw(data&PCI9111_AO_RESOLUTION_MASK, \
|
outw(data&PCI9111_AO_RESOLUTION_MASK, \
|
||||||
PCI9111_IO_BASE+PCI9111_REGISTER_DA_OUTPUT)
|
PCI9111_IO_BASE+PCI9111_REGISTER_DA_OUTPUT)
|
||||||
|
|
||||||
#define pci9111_di_get_bits() \
|
#define pci9111_di_get_bits() \
|
||||||
inw(PCI9111_IO_BASE+PCI9111_REGISTER_DIGITAL_IO)
|
inw(PCI9111_IO_BASE+PCI9111_REGISTER_DIGITAL_IO)
|
||||||
|
|
||||||
#define pci9111_do_set_bits(bits) \
|
#define pci9111_do_set_bits(bits) \
|
||||||
outw(bits, PCI9111_IO_BASE+PCI9111_REGISTER_DIGITAL_IO)
|
outw(bits, PCI9111_IO_BASE+PCI9111_REGISTER_DIGITAL_IO)
|
||||||
|
|
||||||
#define pci9111_8254_control_set(flags) \
|
#define pci9111_8254_control_set(flags) \
|
||||||
outb(flags, PCI9111_IO_BASE+PCI9111_REGISTER_8254_CONTROL)
|
outb(flags, PCI9111_IO_BASE+PCI9111_REGISTER_8254_CONTROL)
|
||||||
|
|
||||||
#define pci9111_8254_counter_0_set(data) \
|
#define pci9111_8254_counter_0_set(data) \
|
||||||
outb(data & 0xFF, PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_0); \
|
outb(data & 0xFF, PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_0); \
|
||||||
outb((data >> 8) & 0xFF, PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_0)
|
outb((data >> 8) & 0xFF, \
|
||||||
|
PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_0)
|
||||||
|
|
||||||
#define pci9111_8254_counter_1_set(data) \
|
#define pci9111_8254_counter_1_set(data) \
|
||||||
outb(data & 0xFF, PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_1); \
|
outb(data & 0xFF, PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_1); \
|
||||||
outb((data >> 8) & 0xFF, PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_1)
|
outb((data >> 8) & 0xFF, \
|
||||||
|
PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_1)
|
||||||
|
|
||||||
#define pci9111_8254_counter_2_set(data) \
|
#define pci9111_8254_counter_2_set(data) \
|
||||||
outb(data & 0xFF, PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_2); \
|
outb(data & 0xFF, PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_2); \
|
||||||
outb((data >> 8) & 0xFF, PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_2)
|
outb((data >> 8) & 0xFF, \
|
||||||
|
PCI9111_IO_BASE+PCI9111_REGISTER_8254_COUNTER_2)
|
||||||
|
|
||||||
/* Function prototypes */
|
/* Function prototypes */
|
||||||
|
|
||||||
@@ -342,7 +345,7 @@ static const struct pci9111_board pci9111_boards[] = {
|
|||||||
};
|
};
|
||||||
|
|
||||||
#define pci9111_board_nbr \
|
#define pci9111_board_nbr \
|
||||||
(sizeof(pci9111_boards)/sizeof(struct pci9111_board))
|
(sizeof(pci9111_boards)/sizeof(struct pci9111_board))
|
||||||
|
|
||||||
static struct comedi_driver pci9111_driver = {
|
static struct comedi_driver pci9111_driver = {
|
||||||
.driver_name = PCI9111_DRIVER_NAME,
|
.driver_name = PCI9111_DRIVER_NAME,
|
||||||
|
Reference in New Issue
Block a user