[MIPS] TXx9: Reorganize PCI code
Split out PCIC dependent code and SoC dependent code from board dependent code. Now TX4927 PCIC code is independent from TX4927/TX4938 SoC code. Also fix some build problems on CONFIG_PCI=n. As a bonus, "FPCIB0 Backplane Support" is available for all TX39/TX49 boards and PCI66 support is available for all TX49 boards. Signed-off-by: Atsushi Nemoto <anemo@mba.ocn.ne.jp> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
Atsushi Nemoto
committed by
Ralf Baechle
Ralf Baechle
parent
22b1d707ff
commit
89d63fe179
134
arch/mips/pci/pci-tx4938.c
Normal file
134
arch/mips/pci/pci-tx4938.c
Normal file
@@ -0,0 +1,134 @@
|
||||
/*
|
||||
* linux/arch/mips/pci/pci-tx4938.c
|
||||
*
|
||||
* Based on linux/arch/mips/txx9/rbtx4938/setup.c,
|
||||
* and RBTX49xx patch from CELF patch archive.
|
||||
*
|
||||
* Copyright 2001, 2003-2005 MontaVista Software Inc.
|
||||
* Copyright (C) 2004 by Ralf Baechle (ralf@linux-mips.org)
|
||||
* (C) Copyright TOSHIBA CORPORATION 2000-2001, 2004-2007
|
||||
*
|
||||
* This file is subject to the terms and conditions of the GNU General Public
|
||||
* License. See the file "COPYING" in the main directory of this archive
|
||||
* for more details.
|
||||
*/
|
||||
#include <linux/init.h>
|
||||
#include <linux/pci.h>
|
||||
#include <linux/kernel.h>
|
||||
#include <asm/txx9/generic.h>
|
||||
#include <asm/txx9/tx4938.h>
|
||||
|
||||
int __init tx4938_report_pciclk(void)
|
||||
{
|
||||
int pciclk = 0;
|
||||
|
||||
printk(KERN_INFO "PCIC --%s PCICLK:",
|
||||
(__raw_readq(&tx4938_ccfgptr->ccfg) & TX4938_CCFG_PCI66) ?
|
||||
" PCI66" : "");
|
||||
if (__raw_readq(&tx4938_ccfgptr->pcfg) & TX4938_PCFG_PCICLKEN_ALL) {
|
||||
u64 ccfg = __raw_readq(&tx4938_ccfgptr->ccfg);
|
||||
switch ((unsigned long)ccfg &
|
||||
TX4938_CCFG_PCIDIVMODE_MASK) {
|
||||
case TX4938_CCFG_PCIDIVMODE_4:
|
||||
pciclk = txx9_cpu_clock / 4; break;
|
||||
case TX4938_CCFG_PCIDIVMODE_4_5:
|
||||
pciclk = txx9_cpu_clock * 2 / 9; break;
|
||||
case TX4938_CCFG_PCIDIVMODE_5:
|
||||
pciclk = txx9_cpu_clock / 5; break;
|
||||
case TX4938_CCFG_PCIDIVMODE_5_5:
|
||||
pciclk = txx9_cpu_clock * 2 / 11; break;
|
||||
case TX4938_CCFG_PCIDIVMODE_8:
|
||||
pciclk = txx9_cpu_clock / 8; break;
|
||||
case TX4938_CCFG_PCIDIVMODE_9:
|
||||
pciclk = txx9_cpu_clock / 9; break;
|
||||
case TX4938_CCFG_PCIDIVMODE_10:
|
||||
pciclk = txx9_cpu_clock / 10; break;
|
||||
case TX4938_CCFG_PCIDIVMODE_11:
|
||||
pciclk = txx9_cpu_clock / 11; break;
|
||||
}
|
||||
printk("Internal(%u.%uMHz)",
|
||||
(pciclk + 50000) / 1000000,
|
||||
((pciclk + 50000) / 100000) % 10);
|
||||
} else {
|
||||
printk("External");
|
||||
pciclk = -1;
|
||||
}
|
||||
printk("\n");
|
||||
return pciclk;
|
||||
}
|
||||
|
||||
void __init tx4938_report_pci1clk(void)
|
||||
{
|
||||
__u64 ccfg = __raw_readq(&tx4938_ccfgptr->ccfg);
|
||||
unsigned int pciclk =
|
||||
txx9_gbus_clock / ((ccfg & TX4938_CCFG_PCI1DMD) ? 4 : 2);
|
||||
|
||||
printk(KERN_INFO "PCIC1 -- %sPCICLK:%u.%uMHz\n",
|
||||
(ccfg & TX4938_CCFG_PCI1_66) ? "PCI66 " : "",
|
||||
(pciclk + 50000) / 1000000,
|
||||
((pciclk + 50000) / 100000) % 10);
|
||||
}
|
||||
|
||||
int __init tx4938_pciclk66_setup(void)
|
||||
{
|
||||
int pciclk;
|
||||
|
||||
/* Assert M66EN */
|
||||
tx4938_ccfg_set(TX4938_CCFG_PCI66);
|
||||
/* Double PCICLK (if possible) */
|
||||
if (__raw_readq(&tx4938_ccfgptr->pcfg) & TX4938_PCFG_PCICLKEN_ALL) {
|
||||
unsigned int pcidivmode = 0;
|
||||
u64 ccfg = __raw_readq(&tx4938_ccfgptr->ccfg);
|
||||
pcidivmode = (unsigned long)ccfg &
|
||||
TX4938_CCFG_PCIDIVMODE_MASK;
|
||||
switch (pcidivmode) {
|
||||
case TX4938_CCFG_PCIDIVMODE_8:
|
||||
case TX4938_CCFG_PCIDIVMODE_4:
|
||||
pcidivmode = TX4938_CCFG_PCIDIVMODE_4;
|
||||
pciclk = txx9_cpu_clock / 4;
|
||||
break;
|
||||
case TX4938_CCFG_PCIDIVMODE_9:
|
||||
case TX4938_CCFG_PCIDIVMODE_4_5:
|
||||
pcidivmode = TX4938_CCFG_PCIDIVMODE_4_5;
|
||||
pciclk = txx9_cpu_clock * 2 / 9;
|
||||
break;
|
||||
case TX4938_CCFG_PCIDIVMODE_10:
|
||||
case TX4938_CCFG_PCIDIVMODE_5:
|
||||
pcidivmode = TX4938_CCFG_PCIDIVMODE_5;
|
||||
pciclk = txx9_cpu_clock / 5;
|
||||
break;
|
||||
case TX4938_CCFG_PCIDIVMODE_11:
|
||||
case TX4938_CCFG_PCIDIVMODE_5_5:
|
||||
default:
|
||||
pcidivmode = TX4938_CCFG_PCIDIVMODE_5_5;
|
||||
pciclk = txx9_cpu_clock * 2 / 11;
|
||||
break;
|
||||
}
|
||||
tx4938_ccfg_change(TX4938_CCFG_PCIDIVMODE_MASK,
|
||||
pcidivmode);
|
||||
printk(KERN_DEBUG "PCICLK: ccfg:%08lx\n",
|
||||
(unsigned long)__raw_readq(&tx4938_ccfgptr->ccfg));
|
||||
} else
|
||||
pciclk = -1;
|
||||
return pciclk;
|
||||
}
|
||||
|
||||
int tx4938_pcic1_map_irq(const struct pci_dev *dev, u8 slot)
|
||||
{
|
||||
if (get_tx4927_pcicptr(dev->bus->sysdata) == tx4938_pcic1ptr) {
|
||||
switch (slot) {
|
||||
case TX4927_PCIC_IDSEL_AD_TO_SLOT(31):
|
||||
if (__raw_readq(&tx4938_ccfgptr->pcfg) &
|
||||
TX4938_PCFG_ETH0_SEL)
|
||||
return TXX9_IRQ_BASE + TX4938_IR_ETH0;
|
||||
break;
|
||||
case TX4927_PCIC_IDSEL_AD_TO_SLOT(30):
|
||||
if (__raw_readq(&tx4938_ccfgptr->pcfg) &
|
||||
TX4938_PCFG_ETH1_SEL)
|
||||
return TXX9_IRQ_BASE + TX4938_IR_ETH1;
|
||||
break;
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
return -1;
|
||||
}
|
||||
Reference in New Issue
Block a user