MIPS: Read watch registers with interrupts disabled.
If a context switch occurred between the watch exception and reading the watch registers, it would be possible for the new process to corrupt their state. Enabling interrupts only after the watch registers are read avoids this race. Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
committed by
Ralf Baechle
parent
7adbedaf44
commit
8bc6d05b48
@ -458,7 +458,11 @@ NESTED(nmi_handler, PT_SIZE, sp)
|
||||
BUILD_HANDLER fpe fpe fpe silent /* #15 */
|
||||
BUILD_HANDLER mdmx mdmx sti silent /* #22 */
|
||||
#ifdef CONFIG_HARDWARE_WATCHPOINTS
|
||||
BUILD_HANDLER watch watch sti silent /* #23 */
|
||||
/*
|
||||
* For watch, interrupts will be enabled after the watch
|
||||
* registers are read.
|
||||
*/
|
||||
BUILD_HANDLER watch watch cli silent /* #23 */
|
||||
#else
|
||||
BUILD_HANDLER watch watch sti verbose /* #23 */
|
||||
#endif
|
||||
|
Reference in New Issue
Block a user