lk/linux-kernel-test
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Blackfin: SMP: optimize start up code a bit

Browse Source 
This just imports all of the optimization work done in the
common startup code.

Signed-off-by: Mike Frysinger <vapier@gentoo.org>
This commit is contained in:
Mike Frysinger
2011-05-29 16:05:03 -04:00
parent 2f7d63f909
commit b648072d3e
1 changed files with 49 additions and 73 deletions
Download Patch File Download Diff File Expand all files Collapse all files

122
arch/blackfin/mach-bf561/secondary.S
View File

@@ -23,74 +23,56 @@
#define INITIAL_STACK (COREB_L1_SCRATCH_START + L1_SCRATCH_LENGTH - 12) #define INITIAL_STACK (COREB_L1_SCRATCH_START + L1_SCRATCH_LENGTH - 12)
ENTRY(_coreb_trampoline_start) ENTRY(_coreb_trampoline_start)
/* Set the SYSCFG register */ /* Enable Cycle Counter and Nesting Of Interrupts */
R0 = 0x36; #ifdef CONFIG_BFIN_SCRATCH_REG_CYCLES
SYSCFG = R0; /*Enable Cycle Counter and Nesting Of Interrupts(3rd Bit)*/ R0 = SYSCFG_SNEN;
R0 = 0; #else
R0 = SYSCFG_SNEN | SYSCFG_CCEN;
#endif
SYSCFG = R0;
/*Clear Out All the data and pointer Registers*/ /* Optimization register tricks: keep a base value in the
R1 = R0; * reserved P registers so we use the load/store with an
R2 = R0; * offset syntax. R0 = [P5 + <constant>];
R3 = R0; * P5 - core MMR base
R4 = R0; * R6 - 0
R5 = R0; */
R6 = R0; r6 = 0;
R7 = R0; p5.l = 0;
p5.h = hi(COREMMR_BASE);
P0 = R0; /* Zero out registers required by Blackfin ABI */
P1 = R0;
P2 = R0;
P3 = R0;
P4 = R0;
P5 = R0;
LC0 = r0; /* Disable circular buffers */
LC1 = r0; L0 = r6;
L0 = r0; L1 = r6;
L1 = r0; L2 = r6;
L2 = r0; L3 = r6;
L3 = r0;
/* Clear Out All the DAG Registers*/ /* Disable hardware loops in case we were started by 'go' */
B0 = r0; LC0 = r6;
B1 = r0; LC1 = r6;
B2 = r0;
B3 = r0;
I0 = r0; /*
I1 = r0; * Clear ITEST_COMMAND and DTEST_COMMAND registers,
I2 = r0; * Leaving these as non-zero can confuse the emulator
I3 = r0; */
[p5 + (DTEST_COMMAND - COREMMR_BASE)] = r6;
M0 = r0; [p5 + (ITEST_COMMAND - COREMMR_BASE)] = r6;
M1 = r0; CSYNC;
M2 = r0;
M3 = r0;
trace_buffer_init(p0,r0); trace_buffer_init(p0,r0);
/* Turn off the icache */ /* Turn off the icache */
p0.l = LO(IMEM_CONTROL); r1 = [p5 + (IMEM_CONTROL - COREMMR_BASE)];
p0.h = HI(IMEM_CONTROL); BITCLR (r1, ENICPLB_P);
R1 = [p0]; [p5 + (IMEM_CONTROL - COREMMR_BASE)] = r1;
R0 = ~ENICPLB;
R0 = R0 & R1;
/* Disabling of CPLBs should be proceeded by a CSYNC */
CSYNC;
[p0] = R0;
SSYNC; SSYNC;
/* Turn off the dcache */ /* Turn off the dcache */
p0.l = LO(DMEM_CONTROL); r1 = [p5 + (DMEM_CONTROL - COREMMR_BASE)];
p0.h = HI(DMEM_CONTROL); BITCLR (r1, ENDCPLB_P);
R1 = [p0]; [p5 + (DMEM_CONTROL - COREMMR_BASE)] = r1;
R0 = ~ENDCPLB;
R0 = R0 & R1;
/* Disabling of CPLBs should be proceeded by a CSYNC */
CSYNC;
[p0] = R0;
SSYNC; SSYNC;
/* in case of double faults, save a few things */ /* in case of double faults, save a few things */
@@ -105,25 +87,25 @@ ENTRY(_coreb_trampoline_start)
* below * below
*/ */
GET_PDA(p0, r0); GET_PDA(p0, r0);
r7 = [p0 + PDA_DF_RETX]; r5 = [p0 + PDA_DF_RETX];
p1.l = _init_saved_retx_coreb; p1.l = _init_saved_retx_coreb;
p1.h = _init_saved_retx_coreb; p1.h = _init_saved_retx_coreb;
[p1] = r7; [p1] = r5;
r7 = [p0 + PDA_DF_DCPLB]; r5 = [p0 + PDA_DF_DCPLB];
p1.l = _init_saved_dcplb_fault_addr_coreb; p1.l = _init_saved_dcplb_fault_addr_coreb;
p1.h = _init_saved_dcplb_fault_addr_coreb; p1.h = _init_saved_dcplb_fault_addr_coreb;
[p1] = r7; [p1] = r5;
r7 = [p0 + PDA_DF_ICPLB]; r5 = [p0 + PDA_DF_ICPLB];
p1.l = _init_saved_icplb_fault_addr_coreb; p1.l = _init_saved_icplb_fault_addr_coreb;
p1.h = _init_saved_icplb_fault_addr_coreb; p1.h = _init_saved_icplb_fault_addr_coreb;
[p1] = r7; [p1] = r5;
r7 = [p0 + PDA_DF_SEQSTAT]; r5 = [p0 + PDA_DF_SEQSTAT];
p1.l = _init_saved_seqstat_coreb; p1.l = _init_saved_seqstat_coreb;
p1.h = _init_saved_seqstat_coreb; p1.h = _init_saved_seqstat_coreb;
[p1] = r7; [p1] = r5;
#endif #endif
/* Initialize stack pointer */ /* Initialize stack pointer */
@@ -138,19 +120,13 @@ ENTRY(_coreb_trampoline_start)
/* EVT15 = _real_start */ /* EVT15 = _real_start */
p0.l = lo(EVT15);
p0.h = hi(EVT15);
p1.l = _coreb_start; p1.l = _coreb_start;
p1.h = _coreb_start; p1.h = _coreb_start;
[p0] = p1; [p5 + (EVT15 - COREMMR_BASE)] = p1;
csync; csync;
p0.l = lo(IMASK); r0 = EVT_IVG15 (z);
p0.h = hi(IMASK); sti r0;
p1.l = IMASK_IVG15;
p1.h = 0x0;
[p0] = p1;
csync;
raise 15; raise 15;
p0.l = .LWAIT_HERE; p0.l = .LWAIT_HERE;