[SPARC64]: Add missing IDs for newer cpus.
Also, the us3_cpufreq driver can work on Ultra-IV and IV+. They use the SAFARI bus register to control the clock divider just like Ultra-III and III+ do. Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
@ -39,6 +39,8 @@ struct cpu_fp_info linux_sparc_fpu[] = {
|
||||
{ 0x3e, 0x15, 0, "UltraSparc III+ integrated FPU"},
|
||||
{ 0x3e, 0x16, 0, "UltraSparc IIIi integrated FPU"},
|
||||
{ 0x3e, 0x18, 0, "UltraSparc IV integrated FPU"},
|
||||
{ 0x3e, 0x19, 0, "UltraSparc IV+ integrated FPU"},
|
||||
{ 0x3e, 0x22, 0, "UltraSparc IIIi+ integrated FPU"},
|
||||
};
|
||||
|
||||
#define NSPARCFPU (sizeof(linux_sparc_fpu)/sizeof(struct cpu_fp_info))
|
||||
@ -53,6 +55,8 @@ struct cpu_iu_info linux_sparc_chips[] = {
|
||||
{ 0x3e, 0x15, "TI UltraSparc III+ (Cheetah+)"},
|
||||
{ 0x3e, 0x16, "TI UltraSparc IIIi (Jalapeno)"},
|
||||
{ 0x3e, 0x18, "TI UltraSparc IV (Jaguar)"},
|
||||
{ 0x3e, 0x19, "TI UltraSparc IV+ (Panther)"},
|
||||
{ 0x3e, 0x22, "TI UltraSparc IIIi+ (Serrano)"},
|
||||
};
|
||||
|
||||
#define NSPARCCHIPS (sizeof(linux_sparc_chips)/sizeof(struct cpu_iu_info))
|
||||
|
Reference in New Issue
Block a user