[MIPS] FP affinity: Coding style cleanups
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
@@ -200,12 +200,16 @@ void mips_mt_regdump(unsigned long mvpctl)
|
|||||||
settc(tc);
|
settc(tc);
|
||||||
if ((read_tc_c0_tcbind() & TCBIND_CURVPE) == i) {
|
if ((read_tc_c0_tcbind() & TCBIND_CURVPE) == i) {
|
||||||
printk(" VPE %d\n", i);
|
printk(" VPE %d\n", i);
|
||||||
printk(" VPEControl : %08lx\n", read_vpe_c0_vpecontrol());
|
printk(" VPEControl : %08lx\n",
|
||||||
printk(" VPEConf0 : %08lx\n", read_vpe_c0_vpeconf0());
|
read_vpe_c0_vpecontrol());
|
||||||
|
printk(" VPEConf0 : %08lx\n",
|
||||||
|
read_vpe_c0_vpeconf0());
|
||||||
printk(" VPE%d.Status : %08lx\n",
|
printk(" VPE%d.Status : %08lx\n",
|
||||||
i, read_vpe_c0_status());
|
i, read_vpe_c0_status());
|
||||||
printk(" VPE%d.EPC : %08lx\n", i, read_vpe_c0_epc());
|
printk(" VPE%d.EPC : %08lx\n",
|
||||||
printk(" VPE%d.Cause : %08lx\n", i, read_vpe_c0_cause());
|
i, read_vpe_c0_epc());
|
||||||
|
printk(" VPE%d.Cause : %08lx\n",
|
||||||
|
i, read_vpe_c0_cause());
|
||||||
printk(" VPE%d.Config7 : %08lx\n",
|
printk(" VPE%d.Config7 : %08lx\n",
|
||||||
i, read_vpe_c0_config7());
|
i, read_vpe_c0_config7());
|
||||||
break; /* Next VPE */
|
break; /* Next VPE */
|
||||||
|
@@ -752,6 +752,33 @@ asmlinkage void do_ri(struct pt_regs *regs)
|
|||||||
force_sig(SIGILL, current);
|
force_sig(SIGILL, current);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
/*
|
||||||
|
* MIPS MT processors may have fewer FPU contexts than CPU threads. If we've
|
||||||
|
* emulated more than some threshold number of instructions, force migration to
|
||||||
|
* a "CPU" that has FP support.
|
||||||
|
*/
|
||||||
|
static void mt_ase_fp_affinity(void)
|
||||||
|
{
|
||||||
|
#ifdef CONFIG_MIPS_MT_FPAFF
|
||||||
|
if (mt_fpemul_threshold > 0 &&
|
||||||
|
((current->thread.emulated_fp++ > mt_fpemul_threshold))) {
|
||||||
|
/*
|
||||||
|
* If there's no FPU present, or if the application has already
|
||||||
|
* restricted the allowed set to exclude any CPUs with FPUs,
|
||||||
|
* we'll skip the procedure.
|
||||||
|
*/
|
||||||
|
if (cpus_intersects(current->cpus_allowed, mt_fpu_cpumask)) {
|
||||||
|
cpumask_t tmask;
|
||||||
|
|
||||||
|
cpus_and(tmask, current->thread.user_cpus_allowed,
|
||||||
|
mt_fpu_cpumask);
|
||||||
|
set_cpus_allowed(current, tmask);
|
||||||
|
current->thread.mflags |= MF_FPUBOUND;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
#endif /* CONFIG_MIPS_MT_FPAFF */
|
||||||
|
}
|
||||||
|
|
||||||
asmlinkage void do_cpu(struct pt_regs *regs)
|
asmlinkage void do_cpu(struct pt_regs *regs)
|
||||||
{
|
{
|
||||||
unsigned int cpid;
|
unsigned int cpid;
|
||||||
@@ -785,36 +812,8 @@ asmlinkage void do_cpu(struct pt_regs *regs)
|
|||||||
¤t->thread.fpu, 0);
|
¤t->thread.fpu, 0);
|
||||||
if (sig)
|
if (sig)
|
||||||
force_sig(sig, current);
|
force_sig(sig, current);
|
||||||
#ifdef CONFIG_MIPS_MT_FPAFF
|
else
|
||||||
else {
|
mt_ase_fp_affinity();
|
||||||
/*
|
|
||||||
* MIPS MT processors may have fewer FPU contexts
|
|
||||||
* than CPU threads. If we've emulated more than
|
|
||||||
* some threshold number of instructions, force
|
|
||||||
* migration to a "CPU" that has FP support.
|
|
||||||
*/
|
|
||||||
if(mt_fpemul_threshold > 0
|
|
||||||
&& ((current->thread.emulated_fp++
|
|
||||||
> mt_fpemul_threshold))) {
|
|
||||||
/*
|
|
||||||
* If there's no FPU present, or if the
|
|
||||||
* application has already restricted
|
|
||||||
* the allowed set to exclude any CPUs
|
|
||||||
* with FPUs, we'll skip the procedure.
|
|
||||||
*/
|
|
||||||
if (cpus_intersects(current->cpus_allowed,
|
|
||||||
mt_fpu_cpumask)) {
|
|
||||||
cpumask_t tmask;
|
|
||||||
|
|
||||||
cpus_and(tmask,
|
|
||||||
current->thread.user_cpus_allowed,
|
|
||||||
mt_fpu_cpumask);
|
|
||||||
set_cpus_allowed(current, tmask);
|
|
||||||
current->thread.mflags |= MF_FPUBOUND;
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
#endif /* CONFIG_MIPS_MT_FPAFF */
|
|
||||||
}
|
}
|
||||||
|
|
||||||
return;
|
return;
|
||||||
|
@@ -44,7 +44,7 @@ struct task_struct;
|
|||||||
* different thread.
|
* different thread.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#define switch_to(prev,next,last) \
|
#define __mips_mt_fpaff_switch_to(prev) \
|
||||||
do { \
|
do { \
|
||||||
if (cpu_has_fpu && \
|
if (cpu_has_fpu && \
|
||||||
(prev->thread.mflags & MF_FPUBOUND) && \
|
(prev->thread.mflags & MF_FPUBOUND) && \
|
||||||
@@ -52,24 +52,22 @@ do { \
|
|||||||
prev->thread.mflags &= ~MF_FPUBOUND; \
|
prev->thread.mflags &= ~MF_FPUBOUND; \
|
||||||
prev->cpus_allowed = prev->thread.user_cpus_allowed; \
|
prev->cpus_allowed = prev->thread.user_cpus_allowed; \
|
||||||
} \
|
} \
|
||||||
if (cpu_has_dsp) \
|
|
||||||
__save_dsp(prev); \
|
|
||||||
next->thread.emulated_fp = 0; \
|
next->thread.emulated_fp = 0; \
|
||||||
(last) = resume(prev, next, task_thread_info(next)); \
|
|
||||||
if (cpu_has_dsp) \
|
|
||||||
__restore_dsp(current); \
|
|
||||||
} while(0)
|
} while(0)
|
||||||
|
|
||||||
#else
|
#else
|
||||||
|
#define __mips_mt_fpaff_switch_to(prev) do { (prev); } while (0)
|
||||||
|
#endif
|
||||||
|
|
||||||
#define switch_to(prev,next,last) \
|
#define switch_to(prev,next,last) \
|
||||||
do { \
|
do { \
|
||||||
|
__mips_mt_fpaff_switch_to(prev); \
|
||||||
if (cpu_has_dsp) \
|
if (cpu_has_dsp) \
|
||||||
__save_dsp(prev); \
|
__save_dsp(prev); \
|
||||||
(last) = resume(prev, next, task_thread_info(next)); \
|
(last) = resume(prev, next, task_thread_info(next)); \
|
||||||
if (cpu_has_dsp) \
|
if (cpu_has_dsp) \
|
||||||
__restore_dsp(current); \
|
__restore_dsp(current); \
|
||||||
} while(0)
|
} while(0)
|
||||||
#endif
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* On SMP systems, when the scheduler does migration-cost autodetection,
|
* On SMP systems, when the scheduler does migration-cost autodetection,
|
||||||
|
Reference in New Issue
Block a user