synclink_gt: add serial bit order control
Add control of hardware serial bit order between LSB first (default/standard) and MSB first. Signed-off-by: Paul Fulghum <paulkf@microgate.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Alan Cox <alan@lxorguk.ukuu.org.uk> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
This commit is contained in:
committed by
Linus Torvalds
parent
8a38c2851d
commit
e5590717af
@@ -4403,6 +4403,8 @@ static void msc_set_vcr(struct slgt_info *info)
|
|||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
if (info->if_mode & MGSL_INTERFACE_MSB_FIRST)
|
||||||
|
val |= BIT4;
|
||||||
if (info->signals & SerialSignal_DTR)
|
if (info->signals & SerialSignal_DTR)
|
||||||
val |= BIT3;
|
val |= BIT3;
|
||||||
if (info->signals & SerialSignal_RTS)
|
if (info->signals & SerialSignal_RTS)
|
||||||
|
@@ -136,6 +136,7 @@
|
|||||||
#define MGSL_INTERFACE_RTS_EN 0x10
|
#define MGSL_INTERFACE_RTS_EN 0x10
|
||||||
#define MGSL_INTERFACE_LL 0x20
|
#define MGSL_INTERFACE_LL 0x20
|
||||||
#define MGSL_INTERFACE_RL 0x40
|
#define MGSL_INTERFACE_RL 0x40
|
||||||
|
#define MGSL_INTERFACE_MSB_FIRST 0x80
|
||||||
|
|
||||||
typedef struct _MGSL_PARAMS
|
typedef struct _MGSL_PARAMS
|
||||||
{
|
{
|
||||||
|
Reference in New Issue
Block a user