MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
@@ -1183,8 +1183,8 @@ static void __init setup_scache(void)
|
||||
if (!sc_present)
|
||||
return;
|
||||
|
||||
if ((c->isa_level == MIPS_CPU_ISA_M32 ||
|
||||
c->isa_level == MIPS_CPU_ISA_M64) &&
|
||||
if ((c->isa_level == MIPS_CPU_ISA_M32R1 ||
|
||||
c->isa_level == MIPS_CPU_ISA_M64R1) &&
|
||||
!(c->scache.flags & MIPS_CACHE_NOT_PRESENT))
|
||||
panic("Dunno how to handle MIPS32 / MIPS64 second level cache");
|
||||
|
||||
|
Reference in New Issue
Block a user