MIPS: Allow CPU specific overriding of CP0 hwrena impl bits.
Some CPUs have implementation dependent rdhwr registers. Allow them to be enabled on a per CPU basis. Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
committed by
Ralf Baechle
parent
9cffd154cf
commit
fbeda19f82
@@ -1502,7 +1502,7 @@ void __cpuinit per_cpu_trap_init(void)
|
||||
status_set);
|
||||
|
||||
if (cpu_has_mips_r2) {
|
||||
unsigned int enable = 0x0000000f;
|
||||
unsigned int enable = 0x0000000f | cpu_hwrena_impl_bits;
|
||||
|
||||
if (!noulri && cpu_has_userlocal)
|
||||
enable |= (1 << 29);
|
||||
|
Reference in New Issue
Block a user