b5affb0147
This patch added bf60x to current blackfin kernel framework. Signed-off-by: Bob Liu <lliubbo@gmail.com>
57 lines
1.7 KiB
C
57 lines
1.7 KiB
C
/*
|
|
* This file defines the fixed addresses where userspace programs
|
|
* can find atomic code sequences.
|
|
*
|
|
* Copyright 2007-2008 Analog Devices Inc.
|
|
*
|
|
* Licensed under the GPL-2 or later.
|
|
*/
|
|
|
|
#ifndef __BFIN_ASM_FIXED_CODE_H__
|
|
#define __BFIN_ASM_FIXED_CODE_H__
|
|
|
|
#ifdef __KERNEL__
|
|
#ifndef __ASSEMBLY__
|
|
#include <linux/linkage.h>
|
|
#include <linux/ptrace.h>
|
|
extern asmlinkage void finish_atomic_sections(struct pt_regs *regs);
|
|
extern char fixed_code_start;
|
|
extern char fixed_code_end;
|
|
extern int atomic_xchg32(void);
|
|
extern int atomic_cas32(void);
|
|
extern int atomic_add32(void);
|
|
extern int atomic_sub32(void);
|
|
extern int atomic_ior32(void);
|
|
extern int atomic_and32(void);
|
|
extern int atomic_xor32(void);
|
|
extern void safe_user_instruction(void);
|
|
extern void sigreturn_stub(void);
|
|
#endif
|
|
#endif
|
|
|
|
#ifndef CONFIG_PHY_RAM_BASE_ADDRESS
|
|
#define CONFIG_PHY_RAM_BASE_ADDRESS 0x0
|
|
#endif
|
|
|
|
#define FIXED_CODE_START (CONFIG_PHY_RAM_BASE_ADDRESS + 0x400)
|
|
|
|
#define SIGRETURN_STUB (CONFIG_PHY_RAM_BASE_ADDRESS + 0x400)
|
|
|
|
#define ATOMIC_SEQS_START (CONFIG_PHY_RAM_BASE_ADDRESS + 0x410)
|
|
|
|
#define ATOMIC_XCHG32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x410)
|
|
#define ATOMIC_CAS32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x420)
|
|
#define ATOMIC_ADD32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x430)
|
|
#define ATOMIC_SUB32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x440)
|
|
#define ATOMIC_IOR32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x450)
|
|
#define ATOMIC_AND32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x460)
|
|
#define ATOMIC_XOR32 (CONFIG_PHY_RAM_BASE_ADDRESS + 0x470)
|
|
|
|
#define ATOMIC_SEQS_END (CONFIG_PHY_RAM_BASE_ADDRESS + 0x480)
|
|
|
|
#define SAFE_USER_INSTRUCTION (CONFIG_PHY_RAM_BASE_ADDRESS + 0x480)
|
|
|
|
#define FIXED_CODE_END (CONFIG_PHY_RAM_BASE_ADDRESS + 0x490)
|
|
|
|
#endif
|