5b3b16880f
These are the rest of the new files needed to add OCTEON processor support to the Linux kernel. Other than Makefile and Kconfig which should be obvious, we have: csrc-octeon.c -- Clock source driver for OCTEON. dma-octeon.c -- Helper functions for mapping DMA memory. flash_setup.c -- Register on-board flash with the MTD subsystem. octeon-irq.c -- OCTEON interrupt controller managment. octeon-memcpy.S -- Optimized memcpy() implementation. serial.c -- Register 8250 platform driver and early console. setup.c -- Early architecture initialization. smp.c -- OCTEON SMP support. octeon_switch.S -- Scheduler context switch for OCTEON. c-octeon.c -- OCTEON cache controller support. cex-oct.S -- OCTEON cache exception handler. asm/mach-cavium-octeon/*.h -- Architecture include files. Signed-off-by: Tomaso Paoletti <tpaoletti@caviumnetworks.com> Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org> create mode 100644 arch/mips/cavium-octeon/Kconfig create mode 100644 arch/mips/cavium-octeon/Makefile create mode 100644 arch/mips/cavium-octeon/csrc-octeon.c create mode 100644 arch/mips/cavium-octeon/dma-octeon.c create mode 100644 arch/mips/cavium-octeon/flash_setup.c create mode 100644 arch/mips/cavium-octeon/octeon-irq.c create mode 100644 arch/mips/cavium-octeon/octeon-memcpy.S create mode 100644 arch/mips/cavium-octeon/serial.c create mode 100644 arch/mips/cavium-octeon/setup.c create mode 100644 arch/mips/cavium-octeon/smp.c create mode 100644 arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h create mode 100644 arch/mips/include/asm/mach-cavium-octeon/dma-coherence.h create mode 100644 arch/mips/include/asm/mach-cavium-octeon/irq.h create mode 100644 arch/mips/include/asm/mach-cavium-octeon/kernel-entry-init.h create mode 100644 arch/mips/include/asm/mach-cavium-octeon/war.h create mode 100644 arch/mips/include/asm/octeon/octeon.h create mode 100644 arch/mips/kernel/octeon_switch.S create mode 100644 arch/mips/mm/c-octeon.c create mode 100644 arch/mips/mm/cex-oct.S
79 lines
1.9 KiB
C
79 lines
1.9 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2004 Cavium Networks
|
|
*/
|
|
#ifndef __ASM_MACH_CAVIUM_OCTEON_CPU_FEATURE_OVERRIDES_H
|
|
#define __ASM_MACH_CAVIUM_OCTEON_CPU_FEATURE_OVERRIDES_H
|
|
|
|
#include <linux/types.h>
|
|
#include <asm/mipsregs.h>
|
|
|
|
/*
|
|
* Cavium Octeons are MIPS64v2 processors
|
|
*/
|
|
#define cpu_dcache_line_size() 128
|
|
#define cpu_icache_line_size() 128
|
|
|
|
|
|
#define cpu_has_4kex 1
|
|
#define cpu_has_3k_cache 0
|
|
#define cpu_has_4k_cache 0
|
|
#define cpu_has_tx39_cache 0
|
|
#define cpu_has_fpu 0
|
|
#define cpu_has_counter 1
|
|
#define cpu_has_watch 1
|
|
#define cpu_has_divec 1
|
|
#define cpu_has_vce 0
|
|
#define cpu_has_cache_cdex_p 0
|
|
#define cpu_has_cache_cdex_s 0
|
|
#define cpu_has_prefetch 1
|
|
|
|
/*
|
|
* We should disable LL/SC on non SMP systems as it is faster to
|
|
* disable interrupts for atomic access than a LL/SC. Unfortunatly we
|
|
* cannot as this breaks asm/futex.h
|
|
*/
|
|
#define cpu_has_llsc 1
|
|
#define cpu_has_vtag_icache 1
|
|
#define cpu_has_dc_aliases 0
|
|
#define cpu_has_ic_fills_f_dc 0
|
|
#define cpu_has_64bits 1
|
|
#define cpu_has_octeon_cache 1
|
|
#define cpu_has_saa octeon_has_saa()
|
|
#define cpu_has_mips32r1 0
|
|
#define cpu_has_mips32r2 0
|
|
#define cpu_has_mips64r1 0
|
|
#define cpu_has_mips64r2 1
|
|
#define cpu_has_dsp 0
|
|
#define cpu_has_mipsmt 0
|
|
#define cpu_has_userlocal 0
|
|
#define cpu_has_vint 0
|
|
#define cpu_has_veic 0
|
|
#define ARCH_HAS_READ_CURRENT_TIMER 1
|
|
#define ARCH_HAS_IRQ_PER_CPU 1
|
|
#define ARCH_HAS_SPINLOCK_PREFETCH 1
|
|
#define spin_lock_prefetch(x) prefetch(x)
|
|
#define PREFETCH_STRIDE 128
|
|
|
|
static inline int read_current_timer(unsigned long *result)
|
|
{
|
|
asm volatile ("rdhwr %0,$31\n"
|
|
#ifndef CONFIG_64BIT
|
|
"\tsll %0, 0"
|
|
#endif
|
|
: "=r" (*result));
|
|
return 0;
|
|
}
|
|
|
|
static inline int octeon_has_saa(void)
|
|
{
|
|
int id;
|
|
asm volatile ("mfc0 %0, $15,0" : "=r" (id));
|
|
return id >= 0x000d0300;
|
|
}
|
|
|
|
#endif
|