2e45278592
The versatile dts is missing any clock data. Add the clocks. It is not clear from the documentation where pclk comes from, so for now it is a dummy clock which is sufficient for things to work. Signed-off-by: Rob Herring <robh@kernel.org> Acked-by: Arnd Bergmann <arnd@arndb.de> Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
61 lines
1.3 KiB
Plaintext
61 lines
1.3 KiB
Plaintext
#include <versatile-ab.dts>
|
|
|
|
/ {
|
|
model = "ARM Versatile PB";
|
|
compatible = "arm,versatile-pb";
|
|
|
|
amba {
|
|
gpio2: gpio@101e6000 {
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
reg = <0x101e6000 0x1000>;
|
|
interrupts = <8>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
gpio3: gpio@101e7000 {
|
|
compatible = "arm,pl061", "arm,primecell";
|
|
reg = <0x101e7000 0x1000>;
|
|
interrupts = <9>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
clocks = <&pclk>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
|
|
fpga {
|
|
uart@9000 {
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
reg = <0x9000 0x1000>;
|
|
interrupt-parent = <&sic>;
|
|
interrupts = <6>;
|
|
clocks = <&xtal24mhz>, <&pclk>;
|
|
clock-names = "uartclk", "apb_pclk";
|
|
};
|
|
sci@a000 {
|
|
compatible = "arm,primecell";
|
|
reg = <0xa000 0x1000>;
|
|
interrupt-parent = <&sic>;
|
|
interrupts = <5>;
|
|
clocks = <&xtal24mhz>;
|
|
clock-names = "apb_pclk";
|
|
};
|
|
mmc@b000 {
|
|
compatible = "arm,pl180", "arm,primecell";
|
|
reg = <0xb000 0x1000>;
|
|
interrupts-extended = <&vic 23 &sic 2>;
|
|
clocks = <&xtal24mhz>, <&pclk>;
|
|
clock-names = "mclk", "apb_pclk";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
#include <testcases.dtsi>
|